| Electronic Components Datasheet Search |
|
AT89C5122D-RDTUM Datasheet(PDF) 48 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT89C5122D-RDTUM Datasheet(HTML) 48 Page - ATMEL Corporation |
|
48 / 208 page ![]() 48 AT83R5122, AT8xC5122/23 4202F–SCR–07/2008 USB Interface Clock The USB Interface uses two clocks : – The first one is the CPU clock used for the interface with the microcontroller, CK_IDLE. – The second one is the CK_USB supplied from the PLL through a divider by 2. Registers Reset Value = XXXX XXX0b Reset Value = XXXX 1111b Table 24. Clock Selection Register - CKSEL (S:85h) 7654 3210 ---- --- CKS Bit Number Bit Mnemonic Description 7:1 - Reserved The value read from this bit is indeterminate. Do not set this bit. 0CKS CPU Oscillator Select Bit Set this bit to connect CPU and Peripherals to PLL output. Clear this to to connect CPU and Peripherals to XTAL1 clock input. Table 25. Clock Reload Register - CKRL (S:97h) 765 43210 - - - - CKRL3 CKRL2 CKRL1 CKRL0 Bit Number Bit Mnemonic Description 7 - 4 - Reserved The value read from this bit is indeterminate. Do not set this bit. 3:0 CKRL3:0 Clock Reload register Prescaler1 value Fck_cpu =[ 1 / 2*(16-CKRL)] * Fck_XTAL1 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |