ACS8522 datasheet(39/118 Pages) SEMTECH

39 / 118 page

ADVANCED COMMUNICATIONS

FINAL

DATASHEET

Revision 5/November 2006 © Semtech Corp.

Page 39

www.semtech.com

ACS8522 SETS LITE

Figure 12 and Figure 13 show the timing diagrams of read and write accesses for this mode.

Figure 12 Read Access Timing for SERIAL Interface

Table 18 Read Access Timing for SERIAL Interface (For use with Figure 12)

Symbol

Parameter

MIN

TYP

MAX

tsu1

Setup SDI valid to SCLKrising edge

4 ns

tsu2

Setup CSBfalling edge to SCLKrising edge

14 ns

td1

Delay SCLKrising edge (SCLKfalling edge for CLKE = 1) to SDO valid

18 ns

td2

Delay CSBrising edge to SDO high-Z

16 ns

tpw1

SCLK Low time

22 ns

tpw2

SCLK High time

22 ns

th1

Hold SDI valid after SCLKrising edge

6 ns

th2

Hold CSB Low after SCLKrising edge, for CLKE = 0

Hold CSB Low after SCLKfalling edge, for CLKE = 1

5 ns

Time between consecutive accesses (CSBrising edge to CSBfalling edge)10 ns

F8526D_013ReadAccSerial_01

SCLK

CSB

CLKE = 0; SDO data is clocked out on the rising edge of SCLK

CLKE = 1; SDO data is clocked out on the falling edge of SCLK

R/W

Output not driven, pulled low by internal resistor

SDI

SDO

tsu2

tsu1

th1

tpw1

tpw2

A0 A1 A2 A3 A4 A5 A6

D0 D1 D2 D3 D4 D5 D6 D7

th2

td2

td1

SCLK

CSB

R/W

Output not driven, pulled low by internal resistor

SDI

SDO

A0 A1 A2 A3 A4 A5 A6

D0 D1 D2 D3 D4 D5 D6 D7

th2

td2

td1

ACS8522 Datasheet(PDF) 39 Page - Semtech Corporation

ACS8522 Datasheet(HTML) 39 Page - Semtech Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL