Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

LTM4608 Datasheet(PDF) 7 Page - Linear Technology

Part # LTM4608
Description  Low VIN, 8A DC/DC 關ModuleTM with Tracking, Margining, and Frequency Synchronization
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTM4608 Datasheet(HTML) 7 Page - Linear Technology

Back Button LTM4608 Datasheet HTML 3Page - Linear Technology LTM4608 Datasheet HTML 4Page - Linear Technology LTM4608 Datasheet HTML 5Page - Linear Technology LTM4608 Datasheet HTML 6Page - Linear Technology LTM4608 Datasheet HTML 7Page - Linear Technology LTM4608 Datasheet HTML 8Page - Linear Technology LTM4608 Datasheet HTML 9Page - Linear Technology LTM4608 Datasheet HTML 10Page - Linear Technology LTM4608 Datasheet HTML 11Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 24 page
background image
LTM4608
7
4608f
PHMODE (B4): Phase Selector Input. This pin determines
the phase relationship between the internal oscillator and
CLKOUT. Tie it high for 2-phase operation, tie it low for
3-phase operation, and float or tie it to VIN/2 for 4-phase
operation.
MGN (B8): Margining Pin. Tie this pin to VOUT to disable
margining. For margining, connect a voltage divider from
VIN to GND with the center point connected to the MGN
pin. Each resistor ≈ 50k. See Applications Information
and Figure 18.
BSEL (B7): Margining Bit Select Pin. Tying BSEL low selects
±5%, tying it high selects ±10%. Floating it or tying it to
VIN/2 selects ±15%.
TRACK (E5): Output Voltage Tracking Pin. Voltage track-
ing is enabled when the TRACK voltage is below 0.57V.
If tracking is not desired, then connect the TRACK pin to
SVIN. If TRACK is not tied to SVIN, then the TRACK pin’s
voltage needs to be below 0.18V before the chip shuts
down even though RUN is already low. Do not float this
pin. A resistor divider and capacitor can be applied to the
TRACK pin to increase the soft-start time of the regulator.
See Applications Information. Can tie together for parallel
operation and tracking. Load current needs to be present
during track down.
FB (E7): The Negative Input of the Error Amplifier. Internally,
this pin is connected to VOUT with a 10k precision resistor.
Different output voltages can be programmed with an ad-
ditional resistor between FB and GND pins. In PolyPhase
®
operation, tie FB pins together for parallel operation. See
Applications Information for details.
ITH (F6): Current Control Threshold and Error Amplifier
Compensation Point. The current comparator threshold
increases with this control voltage. Tie together in parallel
operation.
ITHM (F5): Negative Input to the Internal ITH Differential
Amplifier. Tie this pin to SGND for single phase operation.
For PolyPhase operation, tie the master’s ITHM to SGND
while connecting all of the ITHM pins together.
PIN FUNCTIONS
VIN (C1, C8, C9, D1, D3-D5, D7-D9 and E8): Power Input
Pins. Apply input voltage between these pins and GND
pins. Recommend placing input decoupling capacitance
directly between VIN pins and GND pins.
VOUT (C10-C11, D10-D11, E9-E11, F9-F11, G9-G11):
Power Output Pins. Apply output load between these pins
and GND pins. Recommend placing output decoupling
capacitance directly between these pins and GND pins.
See Table 1.
GND (A1-A11, B1, B9-B11, F3, F7-F8, G1-G8): Power
Ground Pins for Both Input and Output Returns.
SVIN (F4): Signal Input Voltage. This pin is internally con-
nected to VIN through a lowpass filter.
SGND (E1): Signal Ground Pin. Return ground path for all
analog and low power circuitry. Tie a single connection to
GND in the application.
MODE (B5): Mode Select Input. Tying this pin high enables
Burst Mode operation. Tying this pin low enables forced
continuous operation. Floating this pin or tying it to VIN/2
enables pulse-skipping operation.
CLKIN (B3): External Synchronization Input to Phase
Detector. This pin is internally terminated to SGND with a
50k resistor. The phase locked loop will force the internal
top power PMOS turn on to be synchronized with the
rising edge of the CLKIN signal. Connect this pin to SVIN
to enable spread spectrum modulation. During external
synchronization, make sure the PLLLPF pin is not tied to
VIN or GND.
PLLLPF (E3): Phase Locked Loop Lowpass Filter. An in-
ternal lowpass filter is tied to this pin. In spread spectrum
mode, placing a capacitor here to SGND controls the slew
rate from one frequency to the next. Alternatively, float-
ing this pin allows normal running frequency at 1.5MHz,
tying this pin to SVIN forces the part to run at 1.33 times
its normal frequency (2MHz), tying it to ground forces
the frequency to run at 0.67 times its normal frequency
(1MHz).
PolyPhase is a registered trademark of Linear Technology Corporation.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com