Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

PCI1221 Datasheet(PDF) 49 Page - Texas Instruments

Part # PCI1221
Description  PC CARD CONTROLLERS
PDF  123 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

PCI1221 Datasheet(HTML) 49 Page - Texas Instruments

Back Button PCI1221 Datasheet HTML 45Page - Texas Instruments PCI1221 Datasheet HTML 46Page - Texas Instruments PCI1221 Datasheet HTML 47Page - Texas Instruments PCI1221 Datasheet HTML 48Page - Texas Instruments PCI1221 Datasheet HTML 49Page - Texas Instruments PCI1221 Datasheet HTML 50Page - Texas Instruments PCI1221 Datasheet HTML 51Page - Texas Instruments PCI1221 Datasheet HTML 52Page - Texas Instruments PCI1221 Datasheet HTML 53Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 123 page
background image
PCI1221 GHK/PDV
PC CARD CONTROLLERS
SCPS042 – JULY 1998
49
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
latency timer register
Bit
7
6
5
4
3
2
1
0
Name
Latency timer
Type
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Default
0
0
0
0
0
0
0
0
Register:
Latency timer
Type:
Read/write
Offset:
0Dh
Default:
00h
Description: The latency timer register specifies the latency timer for the PCI1221 in units of PCI clock
cycles. When the PCI1221 is a PCI bus initiator and asserts FRAME, the latency timer begins
counting from zero. If the latency timer expires before the PCI1221 transaction has
terminated, the PCI1221 terminates the transaction when its GNT is deasserted. This register
is separate for each of the two PCI1221 functions. This allows platforms to prioritize the two
PCI1221 functions’ use of the PCI bus.
header type register
Bit
7
6
5
4
3
2
1
0
Name
Header type
Type
R
R
R
R
R
R
R
R
Default
1
0
0
0
0
0
1
0
Register:
Header type
Type:
Read only
Offset:
0Eh (functions 0, 1)
Default:
82h
Description: This read-only register returns 82h when read, indicating that the PCI1221 functions 0 and 1
configuration spaces adhere to the CardBus bridge PCI header. The CardBus bridge PCI
header ranges from PCI register 0 to 7Fh, and 80h–FFh is user-definable extension registers.
BIST register
Bit
7
6
5
4
3
2
1
0
Name
BIST
Type
R
R
R
R
R
R
R
R
Default
0
0
0
0
0
0
0
0
Register:
BIST
Type:
Read only
Offset:
0Fh (functions 0, 1)
Default:
00h
Description: Because the PCI1221 does not support a built-in self-test (BIST), this register is read only and
returns the value of 00h when read.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com