Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

TMS320VC5410 Datasheet(PDF) 46 Page - Texas Instruments

Part # TMS320VC5410
Description  FIXED-POINT DIGITAL SIGNAL PROCESSOR
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320VC5410 Datasheet(HTML) 46 Page - Texas Instruments

Back Button TMS320VC5410 Datasheet HTML 42Page - Texas Instruments TMS320VC5410 Datasheet HTML 43Page - Texas Instruments TMS320VC5410 Datasheet HTML 44Page - Texas Instruments TMS320VC5410 Datasheet HTML 45Page - Texas Instruments TMS320VC5410 Datasheet HTML 46Page - Texas Instruments TMS320VC5410 Datasheet HTML 47Page - Texas Instruments TMS320VC5410 Datasheet HTML 48Page - Texas Instruments TMS320VC5410 Datasheet HTML 49Page - Texas Instruments TMS320VC5410 Datasheet HTML 50Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 79 page
background image
TMS320VC5410
FIXEDPOINT DIGITAL SIGNAL PROCESSOR
SPRS075D – OCTOBER 1998 – REVISED MAY 2000
46
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
memory and parallel I/O interface timing (continued)
memory write
switching characteristics over recommended operating conditions (MSTRB = 0) [H = 0.5 tc(CO)]†
(see Figure 19)
PARAMETER
’VC5410-100
’VC5410-120
UNIT
PARAMETER
MIN
MAX
MIN
MAX
UNIT
td(CLKL-A)
Delay time, CLKOUT low to address valid
– 1
4
– 1
6
ns
tsu(A)MSL
Setup time, address valid before MSTRB low
2H – 5
2H – 5
ns
td(CLKL-D)W
Delay time, CLKOUT low to data valid
0
5
0
7
ns
tsu(D)MSH
Setup time, data valid before MSTRB high
2H – 5
2H + 5
2H – 5
ns
th(D)MSH
Hold time, data valid after MSTRB high
2H – 5
2H + 5
2H – 5
ns
td(CLKL-MSL)
Delay time, CLKOUT low to MSTRB low
– 1
4
– 1
6
ns
tw(SL)MS
Pulse duration, MSTRB low
2H – 5
2H – 5
ns
td(CLKL-MSH)
Delay time, CLKOUT low to MSTRB high
– 1
4
– 1
6
ns
† Address, R/W, PS, DS, and IS timings are all included in timings referenced as address.
td(CLKL-MSH)
td(CLKL-A)
CLKOUT
A[22:0]
D[15:0]
MSTRB
R/W
PS/DS
tsu(A)MSL
td(CLKL-D)W
tsu(D)MSH
th(D)MSH
tw(SL)MS
td(CLKL-MSL)
Figure 19. Memory Write (MSTRB = 0)
PRODUCT PREVIEW information concerns products in the formative or
design phase of development. Characteristic data and other
specifications are design goals. Texas Instruments reserves the right to
change or discontinue these products without notice.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com