Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

PCA9685 Datasheet(PDF) 39 Page - NXP Semiconductors

Part # PCA9685
Description  16-channel, 12-bit PWM Fm I2C-bus LED controller
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCA9685 Datasheet(HTML) 39 Page - NXP Semiconductors

Back Button PCA9685 Datasheet HTML 35Page - NXP Semiconductors PCA9685 Datasheet HTML 36Page - NXP Semiconductors PCA9685 Datasheet HTML 37Page - NXP Semiconductors PCA9685 Datasheet HTML 38Page - NXP Semiconductors PCA9685 Datasheet HTML 39Page - NXP Semiconductors PCA9685 Datasheet HTML 40Page - NXP Semiconductors PCA9685 Datasheet HTML 41Page - NXP Semiconductors PCA9685 Datasheet HTML 42Page - NXP Semiconductors PCA9685 Datasheet HTML 43Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 50 page
background image
xxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx x xxxxxxxxxxxxxx xxxxxxxxxx xxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxx
xxxxx xxxxxx xx xxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxx xxxxxxx xxxxxxxxxxxxxxxxxxx
xxxxxxxxxxxxxxxx xxxxxxxxxxxxxx xxxxxx xx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxx xxxxx x x
Table 14.
Dynamic characteristics
Symbol
Parameter
Conditions
Standard-mode
I2C-bus
Fast-mode I2C-bus
Fast-mode Plus
I2C-bus
Unit
Min
Max
Min
Max
Min
Max
fSCL
SCL clock frequency
[1]
0
100
0
400
0
1000
kHz
fEXTCLK
frequency on pin EXTCLK
DC
50
DC
50
DC
50
MHz
tBUF
bus free time between a STOP
and START condition
4.7
-
1.3
-
0.5
-
µs
tHD;STA
hold time (repeated) START
condition
4.0
-
0.6
-
0.26
-
µs
tSU;STA
set-up time for a repeated
START condition
4.7
-
0.6
-
0.26
-
µs
tSU;STO
set-up time for STOP condition
4.0
-
0.6
-
0.26
-
µs
tHD;DAT
data hold time
0
-
0
-
0
-
ns
tVD;ACK
data valid acknowledge time
[2]
0.3
3.45
0.1
0.9
0.05
0.45
µs
tVD;DAT
data valid time
[3]
0.3
3.45
0.1
0.9
0.05
0.45
µs
tSU;DAT
data set-up time
250
-
100
-
50
-
ns
tLOW
LOW period of the SCL clock
4.7
-
1.3
-
0.5
-
µs
tHIGH
HIGH period of the SCL clock
4.0
-
0.6
-
0.26
-
µs
tf
fall time of both SDA and SCL
signals
[4][5]
-
300
20 + 0.1Cb[6]
300
-
120
ns
tr
rise time of both SDA and SCL
signals
-
1000
20 + 0.1Cb[6]
300
-
120
ns
tSP
pulse width of spikes that must
be suppressed by the input filter
[7]
-
50
-
50
-
50
ns
tPLZ
LOW to OFF-state propagation
delay
OE to LEDn;
OUTNE[1:0] = 10 or 11
in MODE2 register
-
40
-
40
-
40
ns
tPZL
OFF-state to LOW propagation
delay
OE to LEDn;
OUTNE[1:0] = 10 or 11
in MODE2 register
-
60
-
60
-
60
ns
tPHZ
HIGH to OFF-state propagation
delay
OE to LEDn;
OUTNE[1:0] = 10 or 11
in MODE2 register
-
60
-
60
-
60
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com