TMC2242A/TMC2242B

PRODUCT SPECIFICATION

3

Pin Descriptions

Pin Name

Pin Number

Pin Function Description

PLCC

MQFP

Timing Controls

INT

44

38

Interpolate. When INT is LOW and DEC is HIGH, the input data register runs at

1/2 the CLK rate and zeros are inserted in the data stream between valid input

values, reducing gain by 6dB. The TMC2242A and TMC2242B interpolate and

output results at the full CLK rate.

DEC

139

Decimate. When DEC is LOW and INT is HIGH, the input data register runs at

the full CLK rate. In this mode, the TMC2242A and TMC2242B decimate and

output results at 1/2 the CLK rate.

When INT = DEC, the TMC2242A is in equal rate mode. When both INT and DEC

are HIGH, the TMC2242B is likewise in equal-rate mode, but when both INT and

DEC are LOW, the TMC2242B interpolates with unity gain.

In equal-rate mode, the input and output sample rates equal the chip clock rate.

SYNC

43

37

Synchronization. Incoming data are synchronized by holding SYNC HIGH on

If DEC = INT=1 (equal rate mode), SYNC is inactive. SYNC may be held LOW

until resynchronization is desired, or it may be toggled at 1/2 the CLK rate.

CLK

42

36

Clock. The TMC2242A and TMC2242B operate from a single master clock. All

internal registers, except the output register in decimation mode, are strobed on

the rising edge of CLK. All timing parameters are referenced to the rising edge of

CLK.

Data Inputs

40,

37-30,

27-25

34,

31-24,

21-19

Input Data Port. A 12-bit 2's-complement input word is registered by the rising

Data Outputs

4-11,

14-21

42-44,

1-5,

8-15

Output Data Port. A 16-bit 2's-complement output result is available after the

The limiter circuitry ensures that for internal overflow, a valid full-scale output

(7FFF or 8000) will be generated. With the TMC2242B in interpolate mode with

-6dB gain, limits are 3FFF and C000 (TCO=1).

Output Controls

OE

341

high-impedance state. OE is asynchronous with respect to CLK.

TCO

2

40

Output Format. When TCO is HIGH, output data are in signed 2's-complement

format. When LOW, the output is inverted offset binary.

22-24

16-18

Rounding Select. These inputs set the position of the effective LSB of the output

result. Outputs below the rounding bit are zeroed (Table 4).

Power

13,29,

38

7, 23,

32

Supply Voltage. +5 Volt power inputs. These should come from the same power

source and be decoupled to GND.

GND

12,28,

39,41

6, 22,

33, 35

Ground. Ground inputs should be connected to the system digital ground plane.