Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

SMM766B Datasheet(PDF) 13 Page - Summit Microelectronics, Inc.

Part # SMM766B
Description  Six-Channel Active DC Output Controller, Monitor, Marginer and Sequencer with Sequence-Link
PDF  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SUMMIT [Summit Microelectronics, Inc.]
Direct Link  http://www.summitmicro.com
Logo SUMMIT - Summit Microelectronics, Inc.

SMM766B Datasheet(HTML) 13 Page - Summit Microelectronics, Inc.

Back Button SMM766B Datasheet HTML 9Page - Summit Microelectronics, Inc. SMM766B Datasheet HTML 10Page - Summit Microelectronics, Inc. SMM766B Datasheet HTML 11Page - Summit Microelectronics, Inc. SMM766B Datasheet HTML 12Page - Summit Microelectronics, Inc. SMM766B Datasheet HTML 13Page - Summit Microelectronics, Inc. SMM766B Datasheet HTML 14Page - Summit Microelectronics, Inc. SMM766B Datasheet HTML 15Page - Summit Microelectronics, Inc. SMM766B Datasheet HTML 16Page - Summit Microelectronics, Inc. SMM766B Datasheet HTML 17Page - Summit Microelectronics, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 39 page
background image
SMM766B
Summit Microelectronics, Inc
2122 3.0 5/5/2008
13
I2C-2 WIRE SERIAL INTERFACE AC OPERATING CHARACTERISTICS –100/400 kHz
T =-40C to +85C, VDD = +2.8V to +5.5V, unless otherwise noted. All voltages are relative to GND.
See Figure 4 Timing Diagram.
100kHz
400kHz
Symbol
Description
Conditions
Min
Typ
Max
Min
Typ
Max
Units
fSCL
SCL clock frequency
0
100
0
400
KHz
TLOW
Clock low period
4.7
1.3
µs
THIGH
Clock high period
4.0
0.6
µs
tBUF
Bus free time
Before new transmission
– Note 13
4.7
1.3
µs
tSU:STA
Start condition setup time
4.7
0.6
µs
tHD:STA
Start condition hold time
4.0
0.6
µs
tSU:STO
Stop condition setup time
4.7
0.6
µs
tAA
Clock edge to data valid
SCL low to valid
SDA (cycle n)
0.2
3.5
0.2
0.9
µs
tDH
Data output hold time
SCL low (cycle n+1)
to SDA change
0.2
0.2
µs
tR
SCL and SDA rise time
Note 13
1000
1000
ns
tF
SCL and SDA fall time
Note 13
300
300
ns
tSU:DAT
Data in setup time
250
150
ns
tHD:DAT
Data in hold time
0
0
ns
TI
Noise filter SCL and SDA
Noise suppression
100
100
ns
tWR_CONFIG Write cycle time config
Configuration
registers
10
10
ms
tWR_EE
Write cycle time EE
Memory array
5
5
ms
Note 13 - Guaranteed by Design.
t
R
t
F
t
HIGH
t
LOW
t
SU:STA
t
HD:STA
t
SU:DAT
t
HD:DAT
t
SU:STO
t
BUF
t
DH
t
AA
SCL
SDA
(IN)
SDA
(OUT)
t
WR (For Write Operation Only)
Figure 4 - Basic I
2C Serial Interface Timing
TIMING DIAGRAMS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com