MCP73861-ISLASHML datasheet(13/34 Pages) MICROCHIP

13 / 34 page

DS21893D-page 13

MCP73861/2/3/4

3.0

PIN DESCRIPTION

The descriptions of the pins are listed in Table 3.1.

3.1

Voltage Regulation Selection

(VSET)

MCP73861/3: Connect VSET to VSS for 4.1V regulation

voltage, connect to VDD for 4.2V regulation voltage.

MCP73862/4: Connect VSET to VSS for 8.2V regulation

voltage, connect to VDD for 8.4V regulation voltage.

3.2

Battery Management Input Supply

(VDD2, VDD1)

A supply voltage of [VREG (typ.) + 0.3V] to 12V is

recommended. Bypass to VSS with a minimum of

4.7 µF.

3.3

Battery Management 0V Reference

(VSS1, VSS2, VSS3)

Connect to negative terminal of battery and input

supply.

3.4

Current Regulation Set (PROG)

Preconditioning, fast and termination currents are

scaled by placing a resistor from PROG to VSS.

3.5

Cell Temperature Sensor Bias

(THREF)

THREF is a voltage reference to bias external

thermistor for continuous cell temperature monitoring

and prequalification.

3.6

Cell Temperature Sensor Input

(THERM)

THERM is an input for an external thermistor for contin-

uous cell-temperature monitoring and prequalification.

Connect to THREF/3 to disable temperature sensing.

3.7

Timer Set

All safety timers are scaled by CTIMER/0.1 µF.

3.8

Battery Charge Control Output

(VBAT1, VBAT2)

Connect to positive terminal of battery. Drain terminal

of internal P-channel MOSFET pass transistor. Bypass

to VSS with a minimum of 4.7 µF to ensure loop stability

when the battery is disconnected.

TABLE 3-1:

PIN FUNCTION TABLE

MCP73861/2/3/4

Symbol

Function

QFN

SOIC

VSET

Voltage Regulation Selection

VDD1

Battery Management Input Supply

VDD2

Battery Management Input Supply

VSS1

Battery Management 0V Reference

PROG

Current Regulation Set

THREF

Cell Temperature Sensor Bias

THERM

Cell Temperature Sensor Input

TIMER

Timer Set

911

VSS3

Battery Management 0V Reference

VBAT1

Battery Charge Control Output

VBAT2

Battery Charge Control Output

VBAT3

Battery Voltage Sense

VSS2

Battery Management 0V Reference

Logic Enable

STAT2

Fault Status Output

STAT1

Charge Status Output

–

Exposed Pad; Battery Management 0V Reference

MCP73861-I/ML Datasheet(PDF) 13 Page - Microchip Technology

MCP73861-I/ML Datasheet(HTML) 13 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34

Datasheet Download

Link URL