Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

MCP4017 Datasheet(PDF) 35 Page - Microchip Technology

Part # MCP4017
Description  7-Bit Single I2C??Digital POT with Volatile Memory in SC70
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MCP4017 Datasheet(HTML) 35 Page - Microchip Technology

Back Button MCP4017 Datasheet HTML 31Page - Microchip Technology MCP4017 Datasheet HTML 32Page - Microchip Technology MCP4017 Datasheet HTML 33Page - Microchip Technology MCP4017 Datasheet HTML 34Page - Microchip Technology MCP4017 Datasheet HTML 35Page - Microchip Technology MCP4017 Datasheet HTML 36Page - Microchip Technology MCP4017 Datasheet HTML 37Page - Microchip Technology MCP4017 Datasheet HTML 38Page - Microchip Technology MCP4017 Datasheet HTML 39Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 66 page
background image
© 2009 Microchip Technology Inc.
DS22147A-page 35
MCP4017/18/19
5.2.5
STOP BIT
The Stop bit (see Figure 5-6) Indicates the end of the
I2C Data Transfer Sequence. The Stop bit is defined as
the SDA signal rising when the SCL signal is “High”.
A Stop bit resets the I2C interface of the other devices.
FIGURE 5-6:
Stop Condition Receive or
Transmit Mode.
5.2.6
CLOCK STRETCHING
“Clock Stretching” is something that the Secondary
Device can do, to allow additional time to “respond” to
the “data” that has been received.
The MCP4017/18/19 will not strech the clock signal
(SCL) since memory read accesses occur fast enough.
5.2.7
ABORTING A TRANSMISSION
If any part of the I2C transmission does not meet the
command format, it is aborted. This can be intentionally
accomplished with a START or STOP condition. This is
done so that noisy transmissions (usually an extra
START or STOP condition) are aborted before they
corrupt the device.
5.2.8
IGNORING AN I2C TRANSMISSION
AND “FALLING OFF” THE BUS
The MCP4017/18/19 expects to receive entire, valid
I2C commands and will assume any command not
defined as a valid command is due to a bus corruption
and will enter a passive high condition on the SDA
signal. All signals will be ignored until the next valid
START condition and CONTROL BYTE are received.
FIGURE 5-7:
Typical 16-bit I2C Waveform Format.
FIGURE 5-8:
I2C Data States and Bit Sequence.
SCL
SDA A / A
P
1st
SDA
SCL
S
2nd 3rd 4th 5th 6th 7th 8th
P
A/A
Bit Bit Bit Bit Bit Bit Bit Bit
1st 2nd 3rd 4th 5th 6th 7th 8th A/A
Bit Bit Bit Bit Bit Bit Bit Bit
SCL
SDA
START
Condition
STOP
Condition
Data allowed
to change
Data or
A valid



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com