PIC18F44J10-ISLASHSOSQTP datasheet(277/368 Pages) MICROCHIP

277 / 368 page

DS39682E-page 275

PIC18F45J10 FAMILY

MOVLW

Move Literal to W

Syntax:

MOVLW k

Operands:

≤ k ≤ 255

Operation:

→ W

Status Affected:

None

Encoding:

0000

1110

kkkk

Description:

The eight-bit literal ‘k’ is loaded into W.

Words:

Cycles:

Q Cycle Activity:

Decode

Read

literal ‘k’

Process

Data

Write to W

Example:

MOVLW

5Ah

After Instruction

5Ah

MOVWF

Move W to f

Syntax:

MOVWF

f {,a}

Operands:

≤ f ≤ 255

∈ [0,1]

Operation:

(W)

→ f

Status Affected:

None

Encoding:

0110

111a

ffff

Description:

Move data from W to register ‘f’.

Location ‘f’ can be anywhere in the

256-byte bank.

If ‘a’ is ‘0’, the Access Bank is selected.

If ‘a’ is ‘1’, the BSR is used to select the

GPR bank (default).

If ‘a’ is ‘0’ and the extended instruction

set is enabled, this instruction operates

in Indexed Literal Offset Addressing

mode whenever f

≤ 95 (5Fh). See

Section 22.2.3 “Byte-Oriented and

Bit-Oriented Instructions in Indexed

Literal Offset Mode”

for details.

Words:

Cycles:

Q Cycle Activity:

Decode

Read

Process

Data

Write

Example:

MOVWF

REG, 0

Before Instruction

4Fh

REG

FFh

After Instruction

4Fh

REG

4Fh

PIC18F44J10-I/SOSQTP Datasheet(PDF) 277 Page - Microchip Technology

PIC18F44J10-I/SOSQTP Datasheet(HTML) 277 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL