PCIMX515CJM6C datasheet(68/184 Pages) FREESCALE

68 / 184 page

i.MX51 Applications Processors for Consumer and Industrial Products, Rev. 1

Freescale Semiconductor

Preliminary—Subject to Change Without Notice

Electrical Characteristics

3.7.4.3

MII Async Inputs Signal Timing (FEC_CRS and FEC_COL)

Table 59 lists MII asynchronous inputs signal timing information. Figure 42 shows MII asynchronous

input timings listed in Table 59.

Figure 42. MII Async Inputs Timing Diagram

3.7.4.4

MII Serial Management Channel Timing (FEC_MDIO and FEC_MDC)

Table 60 lists MII serial management channel timings. Figure 43 shows MII serial management channel

timings listed in Table 60. The MDC frequency should be equal to or less than 2.5 MHz to be compliant

with the IEEE 802.3 MII specification. However the FEC can function correctly with a maximum MDC

frequency of 15 MHz.

Table 59. MII Async Inputs Signal Timing

Num

Characteristic

Min

Max

Unit

M91

1 FEC_COL has the same timing in 10 Mbit 7-wire interface mode.

FEC_CRS to FEC_COL minimum pulse width

1.5

—

FEC_TX_CLK period

Table 60. MII Transmit Signal Timing

Characteristic

Min

Max

Unit

M10

FEC_MDC falling edge to FEC_MDIO output invalid (minimum propagation delay)

—

M11

FEC_MDC falling edge to FEC_MDIO output valid (max propagation delay)

—

M12

FEC_MDIO (input) to FEC_MDC rising edge setup

—

M13

FEC_MDIO (input) to FEC_MDC rising edge hold

—

M14

FEC_MDC pulse width high

40% 60% FEC_MDC period

M15

FEC_MDC pulse width low

40% 60% FEC_MDC period

FEC_CRS, FEC_COL

PCIMX515CJM6C Datasheet(PDF) 68 Page - Freescale Semiconductor, Inc

PCIMX515CJM6C Datasheet(HTML) 68 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL