| Electronic Components Datasheet Search |
|
PCIMX515CJM6C Datasheet(PDF) 151 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
PCIMX515CJM6C Datasheet(HTML) 151 Page - Freescale Semiconductor, Inc |
|
151 / 184 page ![]() Package Information and Contact Assignments i.MX51 Applications Processors for Consumer and Industrial Products, Rev. 1 Freescale Semiconductor 151 Preliminary—Subject to Change Without Notice NANDF_D9 H6 NVCC_NANDF_B UHVIO Input Keeper NANDF_RB0 D2 NVCC_NANDF_A UHVIO Input 100 k Ω pull-up NANDF_RB1 C1 NVCC_NANDF_A UHVIO Input 100 k Ω pull-up NANDF_RB2 D3 NVCC_NANDF_A UHVIO Input 100 k Ω pull-up NANDF_RB3 C2 NVCC_NANDF_A UHVIO Input 100 k Ω pull-up NANDF_RDY_INT D6 NVCC_NANDF_B UHVIO Input 100 k Ω pull-up NANDF_RE_B F6 NVCC_NANDF_A UHVIO Output — NANDF_WE_B G6 NVCC_NANDF_A UHVIO Output — NANDF_WP_B E3 NVCC_NANDF_A UHVIO Output — OWIRE_LINE A15 NVCC_PER12 GPIO Input 100 k Ω pull-up PMIC_INT_REQ AC18 NVCC_SRTC_POW GPIO Input 100 k Ω pull-up PMIC_ON_REQ AE18 NVCC_SRTC_POW GPIO Input 100 k Ω pull-up PMIC_RDY AC19 NVCC_SRTC_POW GPIO Input 100 k Ω pull-up PMIC_STBY_REQ AB18 NVCC_SRTC_POW GPIO Input 100 k Ω pull-up POR_B Y24 NVCC_PER3 LVIO Input 100 k Ω pull-up RESET_IN_B AA25 NVCC_PER3 LVIO Input 100 k Ω pull-up SD1_CLK A18 NVCC_PER15 UHVIO Output — SD1_CMD C17 NVCC_PER15 UHVIO Input 47 k Ω pull-up SD1_DATA0 B18 NVCC_PER15 UHVIO Input 47 k Ω pull-up SD1_DATA1 D17 NVCC_PER15 UHVIO Input 47 k Ω pull-up SD1_DATA2 D18 NVCC_PER15 UHVIO Input 47 k Ω pull-up SD1_DATA3 C18 NVCC_PER15 UHVIO Input 360 k Ω pull-down SD2_CLK A19 NVCC_PER17 UHVIO Output — SD2_CMD F16 NVCC_PER17 UHVIO Input 47 k Ω pull-up SD2_DATA0 F18 NVCC_PER17 UHVIO Input 47 k Ω pull-up SD2_DATA1 B21 NVCC_PER17 UHVIO Input 47 k Ω pull-up SD2_DATA2 A21 NVCC_PER17 UHVIO Input 47 k Ω pull-up SD2_DATA3 F17 NVCC_PER17 UHVIO Input 360 k Ω pull-down STR D14 NVCC_PER12 — — TEST_MODE AB25 NVCC_PER3 GPIO Input 100 k Ω pull-down Table 111. 13 × 13 mm Signal Assignments, Power Rails, and I/O (continued) Contact Name Contact Assignment Power Rail I/O Buffer Type Direction after Reset1 Configuraton after Reset1 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |