AT90SCR100 datasheet(357/433 Pages) ATMEL

357 / 433 page

357

TPR0327AY–SMS–30Jan09

AT90SCR100

•Others bits:

Other bits are defined in other sections of the datasheet, but do not refer to the boundary scan

management.

27.5.2

MCUSR – MCU Status Register

The MCU Status Register provides information on which reset source caused an MCU reset.

• Bit 4 – JTRF: JTAG Reset Flag

This bit is set if a reset is being caused by a logic one in the JTAG Reset Register selected by

the JTAG instruction AVR_RESET. This bit is reset by a Power-on Reset, or by writing a logic

zero to the flag.

•Others bits:

Other bits are defined in other sections of the datasheet, but do not refer to the boundary scan

management.

27.6

Boundary-scan Chain

The Boundary-scan chain has the capability of driving and observing the logic levels on the digi-

tal I/O pins, as well as the boundary between digital and analog logic for analog circuitry having

off-chip connection.

27.6.1

Scanning the Digital Port Pins

Figure 27-3 shows the Boundary-scan Cell for a bi-directional port pin. The pull-up function is

disabled during Boundary-scan when the JTAG IR contains EXTEST or SAMPLE_PRELOAD.

The cell consists of a bi-directional pin cell that combines the three signals Output Control -

OCxn, Output Data - ODxn, and Input Data - IDxn, into only a two-stage Shift Register. The port

and pin indexes are not used in the following description

The Boundary-scan logic is not included in the figures in the datasheet. Figure 27-4 shows a

simple digital port pin as described in the section “I/O Ports” on page 75. The Boundary-scan

details from Figure 27-3 replaces the dashed box in Figure 27-4.

When no alternate port function is present, the Input Data - ID - corresponds to the PINxn Regis-

ter value (but ID has no synchronizer), Output Data corresponds to the PORT Register, Output

Control corresponds to the Data Direction - DD Register, and the Pull-up Enable - PUExn - cor-

responds to logic expression PUD · DDxn · PORTxn.

Digital alternate port functions are connected outside the dotted box in Figure 27-4 to make the

scan chain read the actual pin value. For analog function, there is a direct connection from the

external pin to the analog circuit. There is no scan chain on the interface between the digital and

the analog circuitry, but some digital control signal to analog circuitry are turned off to avoid driv-

ing contention on the pads.

When JTAG IR contains EXTEST or SAMPLE_PRELOAD the clock is not sent out on the port

pins even if the CKOUT fuse is programmed. Even though the clock is output when the JTAG IR

contains SAMPLE_PRELOAD, the clock is not sampled by the boundary scan.

Bit

7654

0x34 (0x54)

-JTRF

WDRF

BORF

EXTRF

PORF

MCUSR

Read/write

R/W

Initial value

AT90SCR100 Datasheet(PDF) 357 Page - ATMEL Corporation

AT90SCR100 Datasheet(HTML) 357 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL