73 / 100 page
PRELIMINARY
PSoC®3: CY8C38 Family Data Sheet
Document Number: 001-11729 Rev. *I
Page 73 of 100
11.5.6 IDAC
11.5.7 VDAC
Table 11-25. IDAC (Current Digital-to-Analog Converter) DC Specifications
Parameter
Description
Conditions
Min
Typ
Max
Units
Iout
Output current
High[9]
Code = 255, Vdda
≥ 2.7V, RL 600Ω
-
-
2.048
mA
Code = 255, Vdda
≤ 2.7V, RL 300Ω
-
-
2.048
mA
Medium[9]
Code = 255, RL 600
Ω
-
-
256
µA
Low[9]
Code = 255, RL 600
Ω
--
32
µA
INL
Integral non linearity
RL 600
Ω, CL=15 pF
-
-
±
1LSB
DNL
Differential non linearity
RL 600
Ω, CL=15 pF
-
-
±
0.5
LSB
Ezs
Zero scale error
-
0
±
1LSB
Eg
Gain error
Uncompensated
-
-
2.5
%
Temperature compensated
-
-
TBD
%
IDAC_ICC
DAC current low speed mode[9]
Code = 0
-
-
100
µA
IDAC_ICC
DAC current high speed mode[9]
Code = 0
-
-
500
µA
Table 11-26. IDAC (Current Digital-to-Analog Converter) AC Specifications
Parameter
Description
Conditions
Min
Typ
Max
Units
Fdac
Update rate
-
-
8
Msps
Tsettle
Settling time to 0.5LSB
Full scale transition, 600
Ω load,
CL = 15 pF
Fast mode
Independent of IDAC range setting
(Iout)
-
-
100
ns
Slow mode
Independent of IDAC range setting
(Iout)
-
-
1000
ns
Table 11-27. VDAC (Voltage Digital-to-Analog Converter) DC Specifications
Parameter
Description
Conditions
Min
Typ
Max
Units
Rout
Output resistance[9]
High
Vout = 4V
-
16
-
k
Ω
Low
Vout = 1V
-
4
-
k
Ω
Vout
Output voltage range[9]
High
Code = 255, Vdda > 5V
-
4
-
V
Low
Code = 255
-
1
-
V
INL
Integral non linearity
CL=15 pF
-
-
±
1.6
LSB
DNL
Differential non linearity
CL=15 pF
-
-
±
1LSB
Ezs
Zero scale error
-
-
±
1LSB
Eg
Gain error
Uncompensated
-
-
3
%
Temperature compensated
-
-
TBD
%
VDAC_ICC
DAC current low speed mode[9]
Code = 0
-
-
100
µA
VDAC_ICC
DAC current high speed mode[9]
Code = 0
-
-
500
µA
[+] Feedback
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
