| Electronic Components Datasheet Search |
|
dsPIC33FJ32GS608 Datasheet(PDF) 225 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
dsPIC33FJ32GS608 Datasheet(HTML) 225 Page - Microchip Technology |
|
225 / 416 page ![]() 2009 Microchip Technology Inc. Preliminary DS70591B-page 225 dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 16.0 HIGH-SPEED PWM The High-Speed PWM module on the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices supports a wide variety of PWM modes and output formats. This PWM module is ideal for power conversion applica- tions, such as: • AC/DC Converters • DC/DC Converters • Power Factor Correction • Uninterruptible Power Supply (UPS) • Inverters • Battery Chargers • Digital Lighting 16.1 Features Overview The High-Speed PWM module incorporates the following features: • Two master time base modules • Up to nine PWM generators with up to 18 outputs • Two PWM outputs per PWM generator • Individual time base and duty cycle for each PWM output • Duty cycle, dead time, phase shift, and frequency resolution of 1.04 ns at 40 MIPS • Independent fault and current-limit inputs for eight PWM Outputs • Redundant output • True Independent output • Center-Aligned PWM mode • Output override control • Chop mode (also known as Gated mode) • Special Event Trigger • Prescaler for input clock • Dual trigger from PWM to Analog-to-Digital Con- verter (ADC) per PWM period • PWMxL and PWMxH output pin swapping • Independent PWM frequency, duty cycle, and phase shift changes • Current compensation • Enhanced Leading-Edge Blanking (LEB) functionality • PWM Capture functionality Figure 16-1 conceptualizes the PWM module in a simplified block diagram. Figure 16-2 illustrates how the module hardware is partitioned for each PWM output pair for the Complementary PWM mode. The PWM module contains nine PWM generators. The module has up to 18 PWM output pins: PWM1H, PWM1L, PWM2H, PWM2L, PWM3H, PWM3L, PWM4H, PWM4L, PWM5H, PWM5L, PWM6H, PWM6L, PWM7H, PWM7L, PWM8H, PWM8L, PWM9H, and PWM9L. For complementary outputs, these 18 I/O pins are grouped into H/L pairs. 16.2 Feature Description The PWM module is designed for applications that require: • High-resolution at high PWM frequencies • The ability to drive Standard, Edge-Aligned, Center-Aligned Complementary mode, and Push-Pull mode outputs • The ability to create multiphase PWM outputs For Center-Aligned mode, the duty cycle, period phase and dead-time resolutions will be 8.32 ns. Two common, medium power converter topologies are push-pull and half-bridge. These designs require the PWM output signal to be switched between alternate pins, as provided by the Push-Pull PWM mode. Phase-shifted PWM describes the situation where each PWM generator provides outputs, but the phase relationship between the generator outputs is specifiable and changeable. Multiphase PWM is often used to improve DC/DC con- verter load transient response, and reduce the size of output filter capacitors and inductors. Multiple DC/DC converters are often operated in parallel, but phase-shifted in time. A single PWM output operating at 250 kHz has a period of 4 s, but an array of four PWM channels, staggered by 1 s each, yields an effective switching frequency of 1 MHz. Multiphase PWM applications typically use a fixed-phase relationship. Variable phase PWM is useful in Zero Voltage Transition (ZVT) power converters. Here, the PWM duty cycle is always 50%, and the power flow is con- trolled by varying the relative phase shift between the two PWM generators. Note 1: This data sheet summarizes the features of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 50. “High-Speed PWM” (DS70579) in the “dsPIC33F/ PIC24H Family Reference Manual”, which is available from the Microchip web site (www.microchip.com). 2: Some registers and associated bits described in this section may not be avail- able on all devices. Refer to Section 4.0 “Memory Organization” in this data sheet for device-specific register and bit information. Note: Duty cycle, dead-time, phase shift and frequency resolution is 8.32 ns in Center-Aligned PWM mode. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |