HMC702LP6CE datasheet(39/46 Pages) HITTITE

39 / 46 page

For price, delivery, and to place orders, please contact Hittite Microwave Corporation:

20 Alpha Road, Chelmsford, MA 01824 Phone: 978-250-3343 Fax: 978-250-3373

Order On-line at www.hittite.com

11 - 40

Table 19. Reg 08h Charge Pump Trim & Offset Register

Bit

Type

Name

Default

Description

3:0

r/W

cp_UPtrim_sel

trim Up gain, 14.3ua lsb, binary, 100ua max

7:4

r/W

cp_Dntrim_sel

trim Dn gain, 14.3ua lsb, binary, 100ua max

11:8

r/W

cp_UPoffset_sel

Up offset leakage current, 28.7ua lsb, binary,

430ua max

15:12

r/W

cp_Dnoffset_sel

Dn offset leakage current, 28.7ua , binary,

430uamax

17:16

r/W

cp_amp_bias_sel

charge Pump Dummy Branch op amp bias

selection, 100ua

Table 20. Reg 09h Charge Pump EN Register

Bit

Type

Name

Default

Description

r/W

cp_pull_updn_en

enables cP UP/Down control reg09 [1]

r/W

cp_pull_dn_upb

0 - forces charge Pump Up when reg09[0]=1

1 - forces charge Pump Dn when reg09[0]=1

Table 21. Reg 0Ah VCO Auto Tune & Control Register

Bit

Type

Name

Default

Description

r/W

vcot_auto_start

enables auto start of Vco cap tuning when frac

word is written to spi

r/W

vcot_man_start

starts manual vco tuning when auto_start=0

(must be cleared to 0 before another tune)

5:2

r/W

vcot_ncyc_rdiv

exponent selection for number of rdiv cycles to

wait during measurement (effects time to perform

the measurement and hence the accuracy)

r/W

vcot_invert_outdata

inverts the vco tuning cap polarity

r/W

vcot_swap_outdata

swaps the cap tuning data (left-to-right)

r/W

vcot_force_data_en

force enable for the Vco tuning cap word -

obsolete

r/W

vcot_force_dblbuff_mode

enables double buffer for vco caps. caps will go

to the vco when dsm_frac reg is written

11:10

r/W

vcot_xrefdiv_sel

xref divider generate vco tuning calibration

clock, and Vco serial Port clock VscK from the

crystal input (see figure 10) . this divider affects

calibration time and accuracy, currently only

divby1 is supported

00-->div by 1

01-->div by 2 not supported

10-->div by 4 not supported

11-->div by 8 not supported

Table 22. Reg 0Bh VCO Tuning & Control Register

Bit

Type

Name

Default

Description

15:0

r/W

spivco_direct_data

Used to set Vco control settings Vco specific,

see Vco seriaL Port description

HMC702LP6CE

v05.0110

14 GHz 16-BIT FRACTIONAL-N SYNTHESIZER

HMC702LP6CE Datasheet(PDF) 39 Page - Hittite Microwave Corporation

HMC702LP6CE Datasheet(HTML) 39 Page - Hittite Microwave Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

Datasheet Download

Link URL