Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

VT73127/D Datasheet(PDF) 4 Page - Vaishali Semiconductor

Part # VT73127/D
Description  27 MHz 3.3V VCXO with Output Enable
PDF  4 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  VAISH [Vaishali Semiconductor]
Direct Link  
Logo VAISH - Vaishali Semiconductor

VT73127/D Datasheet(HTML) 4 Page - Vaishali Semiconductor

  VT73127/D Datasheet HTML 1Page - Vaishali Semiconductor VT73127/D Datasheet HTML 2Page - Vaishali Semiconductor VT73127/D Datasheet HTML 3Page - Vaishali Semiconductor VT73127/D Datasheet HTML 4Page - Vaishali Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 4 / 4 page
background image
VT73127
Preliminary
2001-08-06
Page
4
MDST-0012-02
www.vaishali.com
Vaishali Semiconductor
747 Camden Avenue, Suite C
Campbell
CA 95008
Ph. 408.377.6060
Fax 408.377.6063
Table 4. DC Electrical Characteristics
TA = 0
°C to +70°C, VDD = 3.0 V to 3.6 V
Parameter
Condition
Min
Typ
(1)
Max
Units
Output High Voltage, VOH
IOH=-12mA
2.4
V
Output Low Voltage, VOL
IOL=12mA
0.4
V
Operating Supply Current, IDD
No Load
25
mA
Short Circuit Current
Each output
±85
mA
Input Capacitance
7
pF
Note:
1. Typical values are at VDD = 3.3V and 25°C
Table 5. AC Electrical Characteristics
TA = 0
°C to +70°C, VDD = 3.0 V to 3.6 V
Symbol
Parameter
Condition
Min
Typ
Max
Units
fosc
Input Crystal Frequency
27
MHz
tr
Output Clock Rise Time
0.8 to 2.0V
1.5
ns
tf
Output Clock Fall Time
2.0 to 0.8V
1.5
ns
tPZL
tPZH
Output Enable Time
(OE to CLK)
6.5
ns
tPLZ
tPHZ
Output Disable Time
(OE to CLK)
6.5
ns
tod
Output Clock Duty Cycle
At VDD/2
40
60
%
tjit (pk – pk)
Maximum Absolute Jitter
(Peak to Peak)
150
ps
Output pullability
0V
≤VIN ≤ 3.3V
±100
ppm
Note:
1. Typical values are at VDD = 3.3V and 25°C
Table 6 Pullable Crystal Specifications
Parameter
Symbol
Value
Correlation (Load) Capacitance
CL
20pF
Capacitance Ratio
CO/C1
240 max
ESR
50
Ω max
Initial Accuracy
±30ppm
Temperature and Aging Stability
±50ppm
Ordering Information
VT73127
Part Number
Marking
Shipping/Packaging
No. of Pads
Package
Temperature
VT73127/D
Dice in waffle-pack
0
oC to +70oC
VT73127/DW
Dice in wafer form
0
oC to +70oC



Html Pages

1 2 3 4


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com