74LVC2G240DP datasheet(8/16 Pages) NXP

8 / 16 page

74LVC2G240_4

Product data sheet

Rev. 04 — 29 February 2008

8 of 16

NXP Semiconductors

74LVC2G240

Dual inverting buffer/line driver; 3-state

12. Waveforms

Measurement points are given in Table 9.

Logic levels: VOL and VOH are typical output voltage levels that occur with the output load.

Fig 6.

The data input (nA) to output (nY) propagation delays

mna960

tPLH

tPHL

nY output

nA input

GND

VOH

VOL

Measurement points are given in Table 9.

Logic levels: VOL and VOH are typical output voltage levels that occur with the output load.

Fig 7.

3-state enable and disable times

mna961

tPLZ

tPHZ

outputs

disabled

outputs

enabled

outputs

enabled

output

LOW-to-OFF

OFF-to-LOW

output

HIGH-to-OFF

OFF-to-HIGH

nOE input

VOL

VOH

VCC

GND

tPZL

tPZH

Table 9.

Measurement points

Supply voltage

Input

Output

VCC

1.65 V to 1.95 V

0.5

× VCC

0.5

× VCC

VOL + 0.15 V

VOH − 0.15 V

2.3 V to 2.7 V

0.5

× VCC

0.5

× VCC

VOL + 0.15 V

VOH − 0.15 V

2.7 V

1.5 V

VOL + 0.3 V

VOH − 0.3 V

3.0 V to 3.6 V

1.5 V

VOL + 0.3 V

VOH − 0.3 V

4.5 V to 5.5 V

0.5

× VCC

0.5

× V

VOL + 0.3 V

VOH − 0.3 V

74LVC2G240DP Datasheet(PDF) 8 Page - NXP Semiconductors

74LVC2G240DP Datasheet(HTML) 8 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

Datasheet Download

Link URL