Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

PCF8562TT/2 Datasheet(PDF) 24 Page - NXP Semiconductors

Part # PCF8562TT/2
Description  Universal LCD driver for low multiplex rates
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCF8562TT/2 Datasheet(HTML) 24 Page - NXP Semiconductors

Back Button PCF8562TT/2 Datasheet HTML 20Page - NXP Semiconductors PCF8562TT/2 Datasheet HTML 21Page - NXP Semiconductors PCF8562TT/2 Datasheet HTML 22Page - NXP Semiconductors PCF8562TT/2 Datasheet HTML 23Page - NXP Semiconductors PCF8562TT/2 Datasheet HTML 24Page - NXP Semiconductors PCF8562TT/2 Datasheet HTML 25Page - NXP Semiconductors PCF8562TT/2 Datasheet HTML 26Page - NXP Semiconductors PCF8562TT/2 Datasheet HTML 27Page - NXP Semiconductors PCF8562TT/2 Datasheet HTML 28Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 36 page
background image
PCF8562_4
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 04 — 18 March 2009
24 of 36
NXP Semiconductors
PCF8562
Universal LCD driver for low multiplex rates
[1]
The bank-select command has no effect in 1:3 and 1:4 multiplex drive modes.
[1]
Normal blinking is assumed when the LCD multiplex drive modes 1:3 or 1:4 are selected.
[2]
Alternating RAM bank blinking does not apply in 1:3 and 1:4 multiplex drive modes.
7.18 Display controller
The display controller executes the commands identified by the command decoder. It
contains the device’s status registers and coordinates their effects. The display controller
is also responsible for loading display data into the display RAM in the correct filling order.
7.19 Multiple chip operation
For large display configurations or for more segments (> 128 elements) to drive please
refer to the PCF8576D device.
The contact resistance between the SYNC input/output on each cascaded device must be
controlled. If the resistance is too high, the device will not be able to synchronize properly;
this is particularly applicable to chip-on-glass applications. The maximum SYNC contact
resistance allowed for the number of devices in cascade is given in Table 14.
Table 12.
Bank-select command bits description
Bit
Symbol
Value
Description
Static
1:2 multiplex[1]
7
C
0, 1
see Table 8
6 to 2
-
11110
fixed value
1I
input bank selection; storage of arriving display data
0
RAM bit 0
RAM bits 0 and 1
1
RAM bit 2
RAM bits 2 and 3
0O
output bank selection; retrieval of LCD display data
0
RAM bit 0
RAM bits 0 and 1
1
RAM bit 2
RAM bits 2 and 3
Table 13.
Blink-select command bits description
Bit
Symbol
Value
Description
7
C
0, 1
see Table 8
6 to 3
-
1110
fixed value
2A
blink mode selection
0
normal blinking[1]
1
alternate RAM bank blinking[2]
1 to 0
BF[1:0]
blink frequency selection
00
off
01
1
10
2
11
3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com