PIC18F6393 datasheet(21/58 Pages) MICROCHIP

21 / 58 page

DS39896B-page 21

PIC18F6393/6493/8393/8493

TABLE 1-3:

PIC18F8X93 PINOUT I/O DESCRIPTIONS

Pin Name

Pin Number Pin

Type

Buffer

Type

Description

TQFP

MCLR/VPP/RG5

MCLR

VPP

RG5

Master Clear (input) or programming voltage (input).

Master Clear (Reset) input. This pin is an active-low

Reset to the device.

Programming voltage input.

Digital input.

OSC1/CLKI/RA7

OSC1

CLKI

RA7

I/O

CMOS

TTL

Oscillator crystal or external clock input.

Oscillator crystal input or external clock source input.

ST buffer when configured in RC mode; CMOS otherwise.

External clock source input. Always associated with

pin function OSC1. (See related OSC1/CLKI,

OSC2/CLKO pins.)

General purpose I/O pin.

OSC2/CLKO/RA6

OSC2

CLKO

RA6

I/O

—

TTL

Oscillator crystal or clock output.

Oscillator crystal output. Connects to crystal or

resonator in Crystal Oscillator mode.

In RC mode, OSC2 pin outputs CLKO, which has

1/4 the frequency of OSC1 and denotes the

instruction cycle rate.

General purpose I/O pin.

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

= Schmitt Trigger input with CMOS levels

Analog = Analog input

= Input

= Output

= Power

= Open-Drain (no P diode to VDD)

Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

2: Alternate assignment for CCP2 when Configuration bit, CCP2MX, is cleared.

PIC18F6393 Datasheet(PDF) 21 Page - Microchip Technology

PIC18F6393 Datasheet(HTML) 21 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

Datasheet Download

Link URL