Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

PIC18F4580-E/ML Datasheet(PDF) 217 Page - Microchip Technology

Part # PIC18F4580-E/ML
Description  28/40/44-Pin Enhanced Flash Microcontrollers with ECAN Technology, 10-Bit A/D and nanoWatt Technology
PDF  490 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC18F4580-E/ML Datasheet(HTML) 217 Page - Microchip Technology

Back Button PIC18F4580-E/ML Datasheet HTML 213Page - Microchip Technology PIC18F4580-E/ML Datasheet HTML 214Page - Microchip Technology PIC18F4580-E/ML Datasheet HTML 215Page - Microchip Technology PIC18F4580-E/ML Datasheet HTML 216Page - Microchip Technology PIC18F4580-E/ML Datasheet HTML 217Page - Microchip Technology PIC18F4580-E/ML Datasheet HTML 218Page - Microchip Technology PIC18F4580-E/ML Datasheet HTML 219Page - Microchip Technology PIC18F4580-E/ML Datasheet HTML 220Page - Microchip Technology PIC18F4580-E/ML Datasheet HTML 221Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 217 / 490 page
background image
© 2009 Microchip Technology Inc.
DS39637D-page 217
PIC18F2480/2580/4480/4580
18.4.7
BAUD RATE
In I2C Master mode, the Baud Rate Generator (BRG)
reload value is placed in the lower 7 bits of the
SSPADD register (Figure 18-17). When a write occurs
to SSPBUF, the Baud Rate Generator will automatically
begin counting. The BRG counts down and stops until
another reload has taken place. The BRG count is
decremented twice per instruction cycle (TCY) on the
Q2 and Q4 clocks. In I2C Master mode, the BRG is
reloaded automatically.
Once the given operation is complete (i.e., transmis-
sion of the last data bit is followed by ACK), the internal
clock will automatically stop counting and the SCL pin
will remain in its last state.
Table 18-3 demonstrates clock rates based on
instruction cycles and the BRG value loaded into
SSPADD.
FIGURE 18-17:
BAUD RATE GENERATOR BLOCK DIAGRAM
TABLE 18-3:
I2C™ CLOCK RATE W/BRG
FCY
FCY*2
BRG Value
FSCL
(2 Rollovers of BRG)
10 MHz
20 MHz
19h
400 kHz
10 MHz
20 MHz
20h
312.5 kHz
10 MHz
20 MHz
64h
100 kHz
4 MHz
8 MHz
0Ah
400 kHz
4 MHz
8 MHz
0Dh
308 kHz
4 MHz
8 MHz
28h
100 kHz
1 MHz
2 MHz
03h
333 kHz
1 MHz
2 MHz
0Ah
100 kHz
SSPM<3:0>
BRG Down Counter
CLKO
FOSC/4
SSPADD<6:0>
SSPM<3:0>
SCL
Reload
Control
Reload



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com