MMA8451Q datasheet(8/53 Pages) FREESCALE

8 / 53 page

Sensors

Freescale Semiconductor

MMA8451Q

The device power is supplied through VDD line. Power supply decoupling capacitors (100 nF ceramic plus 4.7 µF bulk, or a

single 4.7 µF ceramic) should be placed as near as possible to the pins 1 and 14 of the device.

The control signals SCL, SDA, and SA0 are not tolerant of voltages more than VDDIO + 0.3 V. If VDDIO is removed, the control

signals SCL, SDA, and SA0 will clamp any logic signals with their internal ESD protection diodes.

The functions, the threshold and the timing of the two interrupt pins (INT1 and INT2) are user programmable through the I2C

interface. The SDA and SCL I2C connections are open drain and therefore require a pull-up resistor as shown in the application

diagram in Figure 4.

1.3

Soldering Information

The QFN package is compliant with the RoHS standard. Please refer to AN4077.

Table 1. Pin Description

Pin #

Pin Name

Description

Pin Status

VDDIO

Internal Power Supply (1.62 V - 3.6 V)

Input

BYP

Bypass capacitor (0.1 μF)

Input

Leave open. Do not connect

Open

4SCL

I2C Serial Clock

Open Drain

GND

Connect to Ground

Input

6SDA

I2C Serial Data

Open Drain

SA0

I2C Least Significant Bit of the Device I2C Address

Input

Internally not connected (can be GND or VDD)

Input

INT2

Inertial Interrupt 2

Output

GND

Connect to Ground

Input

INT1

Inertial Interrupt 1

Output

GND

Connect to Ground

Input

Internally not connected (can be GND or VDD)

Input

VDD

Power Supply (1.95 V - 3.6 V)

Input

Internally not connected (can be GND or VDD)

Input

Internally not connected (can be GND or VDD)

Input

MMA8451Q Datasheet(PDF) 8 Page - Freescale Semiconductor, Inc

MMA8451Q Datasheet(HTML) 8 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53

Datasheet Download

Link URL