PIC18F23K22-ESLASHML datasheet(272/496 Pages) MICROCHIP

272 / 496 page

PIC18(L)F2X/4XK22

DS41412C-page 272

Preliminary

 2010 Microchip Technology Inc.

16.2

Clock Accuracy with

Asynchronous Operation

The factory calibrates the internal oscillator block

output

(HFINTOSC).

However,

the

HFINTOSC

frequency may drift as VDD or temperature changes,

and this directly affects the asynchronous baud rate.

Two methods may be used to adjust the baud rate

clock, but both require a reference clock source of

some kind.

The first (preferred) method uses the OSCTUNE

value in the OSCTUNE register allows for fine resolution

changes to the system clock source. See Section 2.5

“Internal Clock Modes” for more information.

The other method adjusts the value in the Baud Rate

Generator. This can be done automatically with the

Auto-Baud Detect feature (see Section 16.3.1 “Auto-

Baud Detect”). There may not be fine enough

resolution when adjusting the Baud Rate Generator to

compensate for a gradual change in the peripheral

clock frequency.

TXSTAX: TRANSMIT STATUS AND CONTROL REGISTER

R/W-0

R-1

R/W-0

CSRC

TX9

TXEN(1)

SYNC

SENDB

BRGH

TRMT

TX9D

bit 7

bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

-n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

bit 7

CSRC: Clock Source Select bit

Asynchronous mode:

Don’t care

Synchronous mode:

1 = Master mode (clock generated internally from BRG)

0 = Slave mode (clock from external source)

bit 6

TX9: 9-bit Transmit Enable bit

1 = Selects 9-bit transmission

0 = Selects 8-bit transmission

bit 5

TXEN: Transmit Enable bit(1)

1 = Transmit enabled

0 = Transmit disabled

bit 4

SYNC: EUSART Mode Select bit

1 = Synchronous mode

0 = Asynchronous mode

bit 3

SENDB: Send Break Character bit

Asynchronous mode:

1 = Send Sync Break on next transmission (cleared by hardware upon completion)

0 = Sync Break transmission completed

Synchronous mode:

Don’t care

bit 2

BRGH: High Baud Rate Select bit

Asynchronous mode:

1 = High speed

0 = Low speed

Synchronous mode:

Unused in this mode

bit 1

TRMT: Transmit Shift Register Status bit

1 = TSR empty

0 = TSR full

bit 0

TX9D: Ninth bit of Transmit Data

Can be address/data bit or a parity bit.

Note 1:

SREN/CREN overrides TXEN in Sync mode.

PIC18F23K22-E/ML Datasheet(PDF) 272 Page - Microchip Technology

PIC18F23K22-E/ML Datasheet(HTML) 272 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL