PIC18F23K22-ESLASHML datasheet(362/496 Pages) MICROCHIP

362 / 496 page

PIC18(L)F2X/4XK22

DS41412C-page 362

Preliminary

 2010 Microchip Technology Inc.

24.3

Program Verification and

Code Protection

The overall structure of the code protection on the

PIC18 Flash devices differs significantly from other

PIC® microcontroller devices.

The user program memory is divided into three or five

blocks, depending on the device. One of these is a

Boot Block of 0.5K or 2K bytes, depending on the

device. The remainder of the memory is divided into

individual blocks on binary boundaries.

Each of the blocks has three code protection bits asso-

ciated with them. They are:

• Code-Protect bit (CPn)

• Write-Protect bit (WRTn)

• External Block Table Read bit (EBTRn)

Figure 24-2 shows the program memory organization

for 8, 16 and 32-Kbyte devices and the specific code

protection bit associated with each block. The actual

locations of the bits are summarized in Table .

FIGURE 24-2:

CODE-PROTECTED PROGRAM MEMORY FOR PIC18(L)F2X/4XK22

MEMORY SIZE/DEVICE

Block Code Protection

Controlled By:

8Kbytes

(PIC18(L)FX3K22)

16 Kbytes

(PIC18(L)FX4K22)

32 Kbytes

(PIC18(L)FX5K22)

64 Kbytes

(PIC18(L)FX6K22)

Boot Block

(000h-1FFh)

Boot Block

(000h-7FFh)

Boot Block

(000h-7FFh)

Boot Block

(000h-7FFh)

CPB, WRTB, EBTRB

Block 0

(200h-FFFh)

Block 0

(800h-1FFFh)

Block 0

(800h-1FFFh)

Block 0

(800h-3FFFh)

CP0, WRT0, EBTR0

Block 1

(1000h-1FFFh)

Block 1

(2000h-3FFFh)

Block 1

(2000h-3FFFh)

Block 1

(4000h-7FFFh)

CP1, WRT1, EBTR1

Unimplemented

Read ‘0’s

(2000h-1FFFFFh)

Unimplemented

Read ‘0’s

(4000h-1FFFFFh)

Block 2

(4000h-5FFFh)

Block 2

(8000h-BFFFh)

CP2, WRT2, EBTR2

Block 3

(6000h-7FFFh)

Block 3

(C000h-FFFFh)

CP3, WRT3, EBTR3

Unimplemented

Read ‘0’s

(8000h-1FFFFFh)

Unimplemented

Read ‘0’s

(10000h-1FFFFFh)

(Unimplemented

Memory Space)

TABLE 24-5:

CONFIGURATION REGISTERS ASSOCIATED WITH CODE PROTECTION

File Name

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

300008h

CONFIG5L

—

—CP3(1)

CP2(1)

CP1

CP0

300009h

CONFIG5H

CPD

CPB

—

30000Ah

CONFIG6L

—

—WRT3(1)

WRT2(1)

WRT1

WRT0

30000Bh

CONFIG6H

WRTD

WRTB

WRTC(2)

—

30000Ch

CONFIG7L

—

EBTR3(1)

EBTR2(1)

EBTR1

EBTR0

30000Dh

CONFIG7H

—

EBTRB

—

Legend: Shaded bits are unimplemented.

Note

1: Available on PIC18(L)FX5K22 and PIC18(L)FX6K22 devices only.

2: In user mode, this bit is read-only and cannot be self-programmed.

PIC18F23K22-E/ML Datasheet(PDF) 362 Page - Microchip Technology

PIC18F23K22-E/ML Datasheet(HTML) 362 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL