Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

PCA9622DR Datasheet(PDF) 13 Page - NXP Semiconductors

Part # PCA9622DR
Description  16-bit Fm I2C-bus 100 mA 40 V LED driver
PDF  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCA9622DR Datasheet(HTML) 13 Page - NXP Semiconductors

Back Button PCA9622DR Datasheet HTML 9Page - NXP Semiconductors PCA9622DR Datasheet HTML 10Page - NXP Semiconductors PCA9622DR Datasheet HTML 11Page - NXP Semiconductors PCA9622DR Datasheet HTML 12Page - NXP Semiconductors PCA9622DR Datasheet HTML 13Page - NXP Semiconductors PCA9622DR Datasheet HTML 14Page - NXP Semiconductors PCA9622DR Datasheet HTML 15Page - NXP Semiconductors PCA9622DR Datasheet HTML 16Page - NXP Semiconductors PCA9622DR Datasheet HTML 17Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 39 page
background image
PCA9622_3
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 03 — 31 August 2009
13 of 39
NXP Semiconductors
PCA9622
16-bit Fm+ I2C-bus 100 mA 40 V LED driver
7.3.4 GRPPWM, group duty cycle control
When DMBLNK bit (MODE2 register) is programmed with logic 0, a 190 Hz fixed
frequency signal is superimposed with the 97 kHz individual brightness control signal.
GRPPWM is then used as a global brightness control allowing the LED outputs to be
dimmed with the same value. The value in GRPFREQ is then a ‘Don’t care’.
General brightness for the 16 outputs is controlled through 256 linear steps from 00h
(0 % duty cycle = LED output off) to FFh (99.6 % duty cycle = maximum brightness).
Applicable to LED outputs programmed with LDRx = 11 (LEDOUT0 to LEDOUT3
registers).
When DMBLNK bit is programmed with logic 1, GRPPWM and GRPFREQ registers
define a global blinking pattern, where GRPFREQ contains the blinking period (from
24 Hz to 10.73 s) and GRPPWM the duty cycle (ON/OFF ratio in %).
(2)
7.3.5 GRPFREQ, group frequency
GRPFREQ is used to program the global blinking period when DMBLNK bit (MODE2
register) is equal to 1. Value in this register is a ‘Don’t care’ when DMBLNK = 0.
Applicable to LED outputs programmed with LDRx = 11 (LEDOUT0 to LEDOUT3
registers).
Blinking period is controlled through 256 linear steps from 00h (41 ms, frequency 24 Hz)
to FFh (10.73 s).
(3)
Table 8.
GRPPWM - Group brightness control register (address 12h) bit description
Legend: * default value
Address
Register
Bit
Symbol
Access
Value
Description
12h
GRPPWM
7:0
GDC[7:0]
R/W
1111 1111
GRPPWM register
duty cycle
GDC 7:0
[]
256
---------------------------
=
Table 9.
GRPFREQ - Group Frequency register (address 13h) bit description
Legend: * default value.
Address
Register
Bit
Symbol
Access
Value
Description
13h
GRPFREQ
7:0
GFRQ[7:0]
R/W
0000 0000*
GRPFREQ register
global blinking period
GFRQ 7:0
[] 1
+
24
---------------------------------------- s
()
=



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com