| Electronic Components Datasheet Search |
|
MAX7306 Datasheet(PDF) 21 Page - Maxim Integrated Products |
|
|
|||||||||||||||||||||||||||||
MAX7306 Datasheet(HTML) 21 Page - Maxim Integrated Products |
|
21 / 23 page ![]() SMBus/I2C Interfaced 4-Port, Level-Translating GPIOs and LED Drivers ______________________________________________________________________________________ 21 nominally 31ms after the start of a valid serial transfer, the interface resets itself and sets up SDA as an input. The MAX7306/MAX7307 then waits for another START condition. Applications Information Hot Insertion Serial interfaces SDA, SCL (and AD0 for the MAX7306) remain high impedance with up to 5.5V asserted on them when the MAX7306/MAX7307 are powered down (VDD = 0V), independent of the voltages on the port supply VLA. When VDD = 0V, or if VDD falls below the MAX7306/MAX7307’s reset threshold, all I/O ports become high impedance. Ports P2 through P4 remain high impedance to signals between 0V and the port supply VLA for the MAX7307 and VDD for the MAX7306. Port P1 goes high impedance to signals up to 5.5V. If a signal outside this range is applied to a port, the port’s protection diodes clamp the input signal to VLA or 0V, as appropriate. If the MAX7307’s VLA is lower than the input signal, the port pulls up VLA, and the protection diode effectively powers any load on VLA from the input signal. This behavior is safe if the current through each protection diode is limited to 10mA. If it is important that I/O ports remain high impedance when all the supplies are powered down, including the port supply VLA, then ensure that there is no direct or parasitic path for the MAX7306/MAX7307 input signals to drive current into either the regulator providing VLA or other circuits powered from VLA. One simple way to achieve this is with a series small-signal Schottky diode, such as the BAT54, between the port supply and the VLA input. I/O Level Translation The open-drain output configuration of the ports allows them to level translate the outputs to lower (but not higher) voltages than the VLA supply. An external pullup resistor converts the high-impedance, logic-high condition to a positive voltage level. Connect the resis- tor to any voltage up to VLA. For interfacing CMOS inputs, a pullup resistor value of 220k Ω is a good start- ing point. Use a lower resistance to improve noise immunity, in applications where power consumption is less critical, or where a faster rise time is needed for a given capacitive load. Driving LED Loads When driving LEDs, use a resistor in series with the LED to limit the LED current to no more than 25mA. Choose the resistor value according to the following formula: RLED = (VSUPPLY - VLED - VOL) / ILED where: RLED is the resistance of the resistor in series with the LED ( Ω) VSUPPLY is the supply voltage used to drive the LED (V) VLED is the forward voltage of the LED (V) VOL is the output low voltage of the MAX7306/ MAX7307 when sinking ILED (V) ILED is the desired operating current of the LED (A). For example, to operate a 2.2V red LED at 20mA from a 5V supply, RLED = (5 - 2.2 - 0.2) / 0.020 = 100 Ω. Driving Load Currents Higher than 25mA The MAX7306/MAX7307 can sink current from loads drawing more than 25mA by sharing the load across multiple ports configured as open-drain outputs. Use at least one output per 25mA of load current; for example, drive a 90mA white LED with four ports. The register structure of the MAX7306/MAX7307 allows only one port to be manipulated at a time. Do not con- nect ports directly in parallel because multiple ports cannot be switched high or low at the same time, which is necessary to share a load safely. Multiple ports can drive high-current LEDs because each port can use its own external current-limiting resistor to set that port’s current through the LED. Power-Supply Considerations The MAX7306/MAX7307 operate with a VDD power-sup- ply voltage of 1.62V to 3.6V. Bypass VDD to GND with a 0.1µF capacitor as close as possible to the device. The port supply VLA is connected to a supply voltage between 1.40V and 5.5V and bypassed with a 0.1µF capacitor as close as possible to the device. The VDD supply and port supply are independent and can be connected to different voltages or the same supply as required. Power supplies VDD and VLA can be sequenced in either order or together. For the MAX7307, when a push-pull port is acting as an input referenced to VCC, make sure the VLA voltage is greater than VCC - 0.3V. |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |