Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

STW4811MBRAT/HF Datasheet(PDF) 43 Page - STMicroelectronics

Part # STW4811MBRAT/HF
Description  Power management for multimedia processors
PDF  85 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STW4811MBRAT/HF Datasheet(HTML) 43 Page - STMicroelectronics

Back Button STW4811MBRAT/HF Datasheet HTML 39Page - STMicroelectronics STW4811MBRAT/HF Datasheet HTML 40Page - STMicroelectronics STW4811MBRAT/HF Datasheet HTML 41Page - STMicroelectronics STW4811MBRAT/HF Datasheet HTML 42Page - STMicroelectronics STW4811MBRAT/HF Datasheet HTML 43Page - STMicroelectronics STW4811MBRAT/HF Datasheet HTML 44Page - STMicroelectronics STW4811MBRAT/HF Datasheet HTML 45Page - STMicroelectronics STW4811MBRAT/HF Datasheet HTML 46Page - STMicroelectronics STW4811MBRAT/HF Datasheet HTML 47Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 85 page
background image
STw4811M/STw4811N
Functional description
CD00131784
43/85
4.3.6
VAUX
This LDO is dedicated either to the multimedia processor input/output signals or to the
auxiliary devices. Power supply values are 1.5, 1.8, 2.5, 2.8 V with 150 mA full load and
0.5 mA in sleep mode. In case of 1.5 V on the output, this LDO can be supplied by using
VIO_VMEM DC/DC converter (1.8 V). One pad feed-back is used.
Main features:
●
Programmable output voltage, 4 levels
(‘vaux_sel[1:0]’ bits of
power control register - Table 23)
●
Three power domains:
–
‘High power mode’ when multimedia processor is in run mode, 150 mA full load
–
‘Low current mode’ when multimedia processor is in sleep mode, 0.5 mA current
capability.
Fast switching from low current to high power mode.
Note:
The definition of sleep mode is given in 4.2.3: Sleep mode section.
–
‘Power down mode’ or ‘standby mode’ when regulator is switched off, no power
consumption (‘pdn_vaux’ bit of
configuration 1 register - Table 18).
4.3.7
Power supply monitoring
This block monitors the VCORE and VIO_VMEM output voltage. If VCORE or VIO_VMEM
drop below the threshold, the multimedia processor is reset, through PORn output ball.
In high power mode, this feature can be disabled by setting ‘en_monitoring’ bit of
power
control register to “0” (Table 25).
When VCORE programmed value changes, ‘vcore_available’ bit (
Table 29) gives the status
of VCORE output supply value and informs the APE that the expected output voltage is
reached, this bit is a read only bit and is reset after an APE read operation.
Figure 11 describes ‘vcore_available’ bit behavior.
Figure 11.
‘vcore_available’ bit behavior
Vcore
vcore_available bit
read operation to reset bit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com