STM8L101F2P3ATR datasheet(22/81 Pages) STMICROELECTRONICS

22 / 81 page

Pin description

STM8L101xx

22/81

Doc ID 15275 Rev 11

Warning:

For the STM8L101F1U6ATR, STM8L101F2U6ATR,

STM8L101F3U6ATR, STM8L101G2U6ATR and

STM8L101G3U6ATR part numbers (devices with COMP_REF

pin), all ports available on 32-pin packages must be

considered as active ports. To avoid spurious effects, you

have to configure them as input pull-up. A small increase in

consumption (typ. < 300 µA) may occur during the power up

and reset phase until these ports are properly configured.

2727 31PC6

I/O X

Port C6

20 20 3

28 28 32

PA0(5)/SWIM/

BEEP/IR_TIM (6)

I/O X

X(5) XHS(6) XX

Port A0

SWIM input and out-

put /Beep out-

put/Timer Infrared

output

Please refer to the warning below.

At power-up, the PA1/NRST pin is a reset input pin with pull-up. To be used as a general purpose pin (PA1), it can be

configured only as output open-drain or push-pull, not as a general purpose input. Refer to Section Configuring NRST/PA1

pin as general purpose output in the STM8L101xx reference manual (RM0013).

A pull-up is applied to PB0 and PB4 during the reset phase. These two pins are input floating after reset release.

In the open-drain output column, ‘T’ defines a true open-drain I/O (P-buffer and protection diode to VDD are not

implemented).

The PA0 pin is in input pull-up during the reset phase and after reset release.

High sink LED driver capability available on PA0.

Table 4.

STM8L101xx pin description (continued)

Pin number

Pin name

Input

Output

Alternate function

STM8L101F2P3ATR Datasheet(PDF) 22 Page - STMicroelectronics

STM8L101F2P3ATR Datasheet(HTML) 22 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

Datasheet Download

Link URL