MPC8306EC datasheet(16/76 Pages) FREESCALE

Part #	MPC8306EC

Description	PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications

PDF	76 Pages

Scroll/Zoom	100%

Manufacturer	FREESCALE [Freescale Semiconductor, Inc]

Direct Link	http://www.freescale.com

Logo

16 / 76 page

MPC8306 PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 0

Freescale Semiconductor

DDR2 SDRAM

Figure 4 shows the input timing diagram for the DDR controller.

Figure 4. DDR Input Timing Diagram

6.2.2

DDR2 SDRAM Output AC Timing Specifications

Table 16 provides the output AC timing specifications for the DDR2 SDRAM interfaces.

Table 16. DDR2 SDRAM Output AC Timing Specifications

At recommended operating conditions with GVDD of 1.8V ± 100mV.

Parameter

Symbol1

Min

Max

Unit

Notes

MCK cycle time, (MCK/MCK crossing)

tMCK

ADDR/CMD output setup with respect to MCK

tDDKHAS

266 MHz

2.5

—

ADDR/CMD output hold with respect to MCK

tDDKHAX

266 MHz

2.5

—

MCS output setup with respect to MCK

tDDKHCS

266 MHz

2.5

—

MCS output hold with respect to MCK

tDDKHCX

266 MHz

2.5

—

MCK to MDQS Skew

tDDKHMH

–0.6

0.6

MDQ/MDM output setup with respect to MDQS

tDDKHDS,

tDDKLDS

266 MHz

0.9

—

MDQ/MDM output hold with respect to MDQS

tDDKHDX,

tDDKLDX

266 MHz

1100

—

MCK[n]

tMCK

MDQ[x]

MDQS[n]

tDISKEW

MPC8306EC Datasheet(PDF) 16 Page - Freescale Semiconductor, Inc

MPC8306EC Datasheet(HTML) 16 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

Datasheet Download

Link URL