UR5595G-S08-R datasheet(8/12 Pages) UTC

8 / 12 page

UR5595

CMOS IC

UNISONICTECHNOLOGIESCO.,LTD

8 of 12

www.unisonic.com.tw

QW-R502-062.B

TYPICAL APPLICATION CIRCUITS(Cont.)

Figure 3 illustrate another application that the power rails are split when power dissipation or efficiency are

concerned. The output stage (PVIN) can be as lower as 1.8V, and the analog circuitry (AVIN) can be connected to a

higher rail such as 2.5V, 3.3V or 5V. This allows the internal power dissipation to be lowered when sourcing current

from VTT, but the disadvantage of this circuit is the maximum continuous current is reduced.

Figure 3. Lower Power Dissipation SSTL-2 Implementation

The third optional application is that PVIN connect to 3.3V and AVIN will be always limited to operation on the 3.3V

or 5V to always equal or higher than PVIN. This configuration has the ability to provide the maximum continuous

output current at the downside of higher thermal dissipation. The power dissipation increasing problem must be

careful to prevent the junction temperature to exceed the maximum ranting. Because of this risk it is not

recommended to supply the output stage with a voltage higher than a nominal 3.3V rail.

Figure 4. SSTL-2 Implementation with higher voltage rails

UR5595G-S08-R Datasheet(PDF) 8 Page - Unisonic Technologies