LPC1311 datasheet(13/73 Pages) NXP

13 / 73 page

LPC1311_13_42_43

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 4 — 20 June 2011

13 of 73

NXP Semiconductors

LPC1311/13/42/43

32-bit ARM Cortex-M3 microcontroller

[1]

Pin state at reset for default function: I = Input; O = Output; PU = internal pull-up enabled (for VDD = 3.3 V, pin is pulled up to 2.6 V for

parts LPC1311/13/42/43 and pulled up to 3.3 V for parts LPC1311/01 and LPC1313/01); IA = inactive, no pull-up/down enabled;

F = floating; floating pins, if not used, should be tied to ground or power to minimize power consumption.

[2]

5 V tolerant pad. See Figure 37 for pad characteristics. RESET functionality is not available in Deep power-down mode. Use the

WAKEUP pin to reset the chip and wake up from Deep power-down mode. An external pull-up resistor is required on this pin for the

Deep power-down mode.

[3]

5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see Figure 36).

[4]

I2C-bus pads compliant with the I2C-bus specification for I2C standard mode and I2C Fast-mode Plus.

[5]

5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input.

When configured as a ADC input, digital section of the pad is disabled and the pin is not 5 V tolerant (see Figure 36).

[6]

Pad provides USB functions. It is designed in accordance with the USB specification, revision 2.0 (Full-speed and Low-speed mode

only). This pad is not 5 V tolerant.

[7]

When the system oscillator is not used, connect XTALIN and XTALOUT as follows: XTALIN can be left floating or can be grounded

(grounding is preferred to reduce susceptibility to noise). XTALOUT should be left floating.

PIO2_10

25[3] yes

I/O

I; PU

PIO2_10 — General purpose digital input/output pin.

PIO2_11/SCK0

31[3] yes

I/O

I; PU

PIO2_11 — General purpose digital input/output pin.

I/O

SCK0 — Serial clock for SSP0.

PIO3_0/DTR

36[3] yes

I/O

I; PU

PIO3_0 — General purpose digital input/output pin.

O-

DTR — Data Terminal Ready output for UART (LPC1311/01 and

LPC1313/01 only).

PIO3_1/DSR

37[3] yes

I/O

I; PU

PIO3_1 — General purpose digital input/output pin.

I-

DSR — Data Set Ready input for UART (LPC1311/01 and

LPC1313/01 only).

PIO3_2/DCD

43[3] yes

I/O

I; PU

PIO3_2 — General purpose digital input/output pin.

I-

DCD — Data Carrier Detect input for UART (LPC1311/01 and

LPC1313/01 only).

PIO3_3/RI

48[3] yes

I/O

I; PU

PIO3_3 — General purpose digital input/output pin.

I-

RI — Ring Indicator input for UART (LPC1311/01 and LPC1313/01

only).

PIO3_4

18[3] no

I/O

I; PU

PIO3_4 — General purpose digital input/output pin (LPC1313 only).

PIO3_5

21[3] no

I/O

I; PU

PIO3_5 — General purpose digital input/output pin (LPC1313 only).

USB_DM

19[6] no

I/O

USB_DM — USB bidirectional D

 line (LPC1342/43 only).

USB_DP

20[6] no

I/O

USB_DP — USB bidirectional D+ line (LPC1342/43 only).

VDD

3.3 V supply voltage to the internal regulator, the external rail, and

the ADC. Also used as the ADC reference voltage.

XTALIN

6[7]

Input to the oscillator circuit and internal clock generator circuits.

Input voltage must not exceed 1.8 V.

XTALOUT

7[7]

Output from the oscillator amplifier.

VSS

Ground.

Table 3.

LPC1313/42/43 LQFP48 pin description table …continued

Symbol

Start

logic

input

Type Reset

state

[1]

Description

LPC1311 Datasheet(PDF) 13 Page - NXP Semiconductors

LPC1311 Datasheet(HTML) 13 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73

Datasheet Download

Link URL