STM32F407IE datasheet(66/154 Pages) STMICROELECTRONICS

66 / 154 page

Electrical characteristics

STM32F405xx, STM32F407xx

66/154

Doc ID 022152 Rev 1

Table 18.

Typical and maximum current consumption in Sleep mode(1)

Symbol

Parameter

Conditions

fHCLK

Typ

Max(2)

Unit

TA = 25 °C TA = 85 °C

TA =

105 °C

IDD

Supply current in

Sleep mode

External clock(3),

all peripherals enabled(4)

168 MHz

TBD

144 MHz

TBD

120 MHz

TBD

90 MHz

TBD

60 MHz

TBD

30 MHz

TBD

25 MHz

TBD

16 MHz

TBD

8 MHz

3.6

TBD

4 MHz

2.4

TBD

2 MHz

1.9

TBD

External clock(3), all

peripherals disabled

168 MHz

TBD

144 MHz

TBD

120 MHz

TBD

90 MHz

TBD

60 MHz

TBD

30 MHz

3.5

TBD

25 MHz

2.5

TBD

16 MHz

2.1

TBD

8 MHz

1.7

TBD

4 MHz

1.5

TBD

2 MHz

1.4

TBD

TBD stands for “to be defined”.

Based on characterization, tested in production at VDD max and fHCLK max with peripherals enabled.

External clock is 4 MHz and PLL is on when fHCLK > 25 MHz.

Add an additional power consumption of 0.8 mA per ADC for the analog part. In applications, this consumption occurs only

while the ADC is on (ADON bit is set in the ADC_CR2 register).

STM32F407IE Datasheet(PDF) 66 Page - STMicroelectronics

STM32F407IE Datasheet(HTML) 66 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL