PSMN3R5-30LL datasheet(2/15 Pages) PHILIPS

2 / 15 page

PSMN3R5-30LL

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 4 — 12 December 2011

2 of 15

NXP Semiconductors

PSMN3R5-30LL

N-channel DFN3333-8 30 V 3.6 m

Ω logic level MOSFET

Pinning information

Ordering information

QG(tot)

total gate charge

VGS =4.5 V; ID =15A; VDS =15 V;

see Figure 14; see Figure 15

-18

-nC

VGS =10V; ID =15A; VDS =15V;

see Figure 14; see Figure 15

-37

-nC

Avalanche ruggedness

EDS(AL)S

non-repetitive drain-source

avalanche energy

VGS =10V; Tj(init) =25°C;

ID =40A; Vsup ≤ 30 V; unclamped;

RGS =50 Ω

--118

Table 1.

Quick reference data …continued

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

Table 2.

Pinning information

Symbol

Description

Simplified outline

Graphic symbol

source

SOT873-1 (DFN3333-8)

source

gate

5,6,7,8

drain

mounting base; connected to drain

1 234

8 765

Transparent

top view

mbb076

Table 3.

Ordering information

Type number

Package

Name

Description

Version

PSMN3R5-30LL

DFN3333-8

plastic thermal enhanced very thin small outline package; no

leads; 8 terminals

SOT873-1

PSMN3R5-30LL Datasheet(PDF) 2 Page - NXP Semiconductors

PSMN3R5-30LL Datasheet(HTML) 2 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

Datasheet Download

Link URL