Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

PA5331 Datasheet(PDF) 5 Page - Protek Devices

Part # PA5331
Description  Low Power 24-Bit, Stereo Audio CODEC With Headphone Amplifier
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PROTEC [Protek Devices]
Direct Link  http://www.protekdevices.com
Logo PROTEC - Protek Devices

PA5331 Datasheet(HTML) 5 Page - Protek Devices

  PA5331 Datasheet HTML 1Page - Protek Devices PA5331 Datasheet HTML 2Page - Protek Devices PA5331 Datasheet HTML 3Page - Protek Devices PA5331 Datasheet HTML 4Page - Protek Devices PA5331 Datasheet HTML 5Page - Protek Devices PA5331 Datasheet HTML 6Page - Protek Devices PA5331 Datasheet HTML 7Page - Protek Devices PA5331 Datasheet HTML 8Page - Protek Devices PA5331 Datasheet HTML 9Page - Protek Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 27 page
background image
ANALOG PRODUCTS DIVISION
561 E. Elliot Road #175 Chandler, AZ 85225 Tel: (480) 539-2900. Fax: (480) 632-1715
www.protekanalog.com
PA5331
Low Power 24-Bit, Stereo Audio CODEC
With Headphone Amplifier
95250 Rev.0. 01/10
NOT FOR USE IN LIFE SUPPORT SYSTEMS
Pass-band
0
0.4535
Fs
Stop-band
0.5465
Fs
Pass-band Ripple
±0.05
dB
Stop-band Attenuation
40
dB
Filter Frequency Response
– Double Speed
Pass-band
0
0.4167
Fs
Stop-band
0.5833
Fs
Pass-band Ripple
±0.005
dB
Stop-band Attenuation
40
dB
De-emphasis Error at 1 KHz (Single Speed Mode Only)
Fs = 32KHz
Fs = 44.1KHz
Fs = 48KHz
0.002
0.013
0.0009
dB
Analog Output
Full Scale Output Level
AVDD/3.3
Vrms
Note
1. The value is measured used A-weighted filter.
POWER CONSUMPTION CHARACTERISTICS
PARAMETER
MIN
TYP
MAX
UNIT
Normal Operation Mode
DVDD=1.8V, AVDD=1.8V:
Play back
Play back and record
DVDD=3.3V, AVDD=3.3V:
Play back
Play back and record
7
16
31
59
mW
Power Down Mode
DVDD=1.8V, AVDD=1.8V
DVDD=3.3V, AVDD=3.3V
0.3
1.9
mW
SERIAL AUDIO PORT SWITCHING SPECIFICATIONS
PARAMETER
Symbol
MIN
MAX
UNIT
MCLK frequency
51.2
MHz
MCLK duty cycle
40
60
%
LRCK frequency
200
KHz
LRCK duty cycle
40
60
%
SCLK frequency
26
MHz
SCLK pulse width low
TSCLKL
15
ns
SCLK Pulse width high
TSCLKH
15
ns
SCLK falling to LRCK edge
TSLR
–10
10
ns
SCLK falling to SDOUT valid
TSDO
0
ns
SDIN valid to SCLK rising setup time
TSDIS
10
ns
SCLK rising to SDIN hold time
TSDIH
10
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com