| Electronic Components Datasheet Search |
|
SY89872U_0708 Datasheet(PDF) 2 Page - Micrel Semiconductor |
|
|
|||||||||||||||||||||||||||||
SY89872U_0708 Datasheet(HTML) 2 Page - Micrel Semiconductor |
|
2 / 10 page ![]() 2 Precision Edge® SY89872U Micrel, Inc. M9999-082407 hbwhelp@micrel.com or (408) 955-1690 Pin Number Pin Name Pin Function 1, 2, 3, 4 QB0, /QB0 Differential LVDS Compatible Outputs: Divide by 2, 4, 8, 16. QB1, /QB1 Unused outputs must be terminated with 100ý across the pin (Q, /Q). 5, 6 QA, /QA Differential LVDS Compatible Undivided Output Clock. 7, 14 VCC Positive Power Supply: Bypass with 0.1µF/0.01µF low ESR capacitors. 8 /RESET, /DISABLE Output Reset and Output Enable/Disable: Internal 25ký pull-up. Input threshold is V CC/2. Logic LOW will reset the divider select, and align Bank A and Bank B edges. In addition, when LOW, Bank A and Bank B will be disabled. 12, 9 IN, /IN Differential Reference Input Clock: Internal 50ý termination resistors to V T input. See “Input Interface Applications” section. 10 VREF-AC Reference Voltage: Equal to V CC–1.4V (approx.), and used for AC-coupled applications. Maximum sink/source current is 0.5mA. See “Input Interface Applications” section. 11 VT Termination Center-Tap: For DC-coupled CML and LVDS inputs, leave this pin floating. See “Input Interface Applications” section. 13 GND Ground. 15, 16 S1, S0 Select Pins: LVTTL/CMOS logic levels. Internal 25ký pull-up resistor. Logic HIGH if left unconnected (divided by 16 mode). S0 = LSB. Input threshold is V CC/2. PIN DESCRIPTION /RESET /DISABLE S1 S0 Bank A Output Bank B Outputs 1 0 0 Input Clock Input Clock ÷2 1 0 1 Input Clock Input Clock ÷4 1 1 0 Input Clock Input Clock ÷8 1 1 1 Input Clock Input Clock ÷16 0 X X QA = Low, /QA = High(1) QB0 = Low, /QB0 = High(2) QB1 = Low, /QB1 = High(2) TRUTH TABLE Note 1. On the next negative transition of the input signal. Note 2. Asynchronous reset/disable function. (See “Timing Diagram”) PACKAGE/ORDERING INFORMATION 13 14 15 16 12 11 10 9 1 2 3 4 8 7 6 5 QB0 /QB0 QB1 /QB1 IN VT VREF-AC /IN 16-Pin MLF® (MLF-16) Ordering Information(1) Package Operating Package Lead Part Number Type Range Marking Finish SY89872UMI MLF-16 Industrial 872U Sn-Pb SY89872UMITR(2) MLF-16 Industrial 872U Sn-Pb SY89872UMG(3) MLF-16 Industrial 872U with NiPdAu Pb-Free bar line indicator Pb-Free SY89872UMGTR(2, 3) MLF-16 Industrial 872U with NiPdAu Pb-Free bar line indicator Pb-Free Notes: 1. Contact factory for die availability. Dice are guaranteed at T A = 25°C, DC Electricals only. 2. Tape and Reel. 3. Pb-Free package is recommended for new designs. |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |