Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

PCM2704CDB Datasheet(PDF) 21 Page - Texas Instruments

Click here to check the latest version.
Part # PCM2704CDB
Description  Stereo Audio DAC with USB Interface, Single-Ended Headphone Output and S/PDIF Output
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

PCM2704CDB Datasheet(HTML) 21 Page - Texas Instruments

Back Button PCM2704CDB Datasheet HTML 17Page - Texas Instruments PCM2704CDB Datasheet HTML 18Page - Texas Instruments PCM2704CDB Datasheet HTML 19Page - Texas Instruments PCM2704CDB Datasheet HTML 20Page - Texas Instruments PCM2704CDB Datasheet HTML 21Page - Texas Instruments PCM2704CDB Datasheet HTML 22Page - Texas Instruments PCM2704CDB Datasheet HTML 23Page - Texas Instruments PCM2704CDB Datasheet HTML 24Page - Texas Instruments PCM2704CDB Datasheet HTML 25Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 40 page
background image
t
(SLL)
t
(SBL)
t
(SLH)
t
(SBH)
LRCK
(Output)
SYSCK
(Output)
BCK
(Output)
t
(BCH)
t
(BCL)
t
(BL)
t
(BD)
t
(LD)
t
(DH)
t
(DS)
t
(BCY)
LRCK (Output)
BCK (Output)
DOUT (Output)
DIN (Input)
50% of V
DD
50% of V
DD
50% of V
DD
50% of V
DD
PCM2704C, PCM2705C
PCM2706C, PCM2707C
www.ti.com
SBFS036A – AUGUST 2011 – REVISED JULY 2012
Figure 25. Audio Interface Timing
Table 9. Audio Interface Timing Characteristics(1)
SYMBOL
PARAMETER
MIN
MAX
UNIT
t(BCY)
BCK pulse cycle time
300
ns
t(BCH)
BCK pulse duration, high
100
ns
t(BCL)
BCK pulse duration, low
100
ns
t(BL)
LRCK delay time from BCK falling edge
–20
40
ns
t(BD)
DOUT delay time from BCK falling edge
–20
40
ns
t(LD)
DOUT delay time from LRCK edge
–20
40
ns
t(DS)
DIN setup time
20
ns
t(DH)
DIN hold time
20
ns
(1)
Load capacitance of LRCK, BCK, and DOUT is 20 pF.
Figure 26. Audio Clock Timing
Table 10. Audio Clock Timing Characteristics(1)
SYMBOL
PARAMETER
MIN
MAX
UNIT
t(SLL), t(SLH)
LRCK delay time from SYSCK rising edge
–5
10
ns
t(SBL), t(SBH)
BCK delay time from SYSCK rising edge
–5
10
ns
(1)
Load capacitance is 20 pF.
Copyright © 2011–2012, Texas Instruments Incorporated
Submit Documentation Feedback
21
Product Folder Link(s): PCM2704C PCM2705C PCM2706C PCM2707C



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com