TNETX3110 datasheet(54/65 Pages) TI1

54 / 65 page

TNETX3110

ThunderSWITCH

™ 8/3 ETHERNET™ SWITCH

WITH 8 10-MBIT/S PORTS AND 3 10-/100-MBIT/S PORTS

SPWS047A – MARCH 1998 – REVISED APRIL 1999

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

10-/100-Mbit/s transmit ports (08, 09, and 10)

timing requirements (see Figure 14)†

NO.

MIN

MAX

UNIT

tc(MxxTCLK)

Cycle time, MxxTCLK

tw(MxxTCLKL)

Pulse duration, MxxTCLK low

tw(MxxTCLKH)

Pulse duration, MxxTCLK high

† xx = ports 08, 09, and 10

operating characteristics over recommended operating conditions (see Note 8 and Figure 14)†

NO.

PARAMETER

MIN

MAX

UNIT

td(MxxTXD)

Delay time, from MxxTCLK

↑ to MxxTXD3–MxxTXD0 valid

td(MxxTXEN)

Delay time, from MxxTCLK

↑ to MxxTXEN valid

td(MxxTXER)

Delay time, from MxxTCLK

↑ to MxxTXER valid

† xx = ports 08, 09, and 10

NOTE 8: Both MxxCRS and MxxCOL are driven asynchronously by the PHY. MxxTXD3–MxxTXD0 is driven by the reconciliation sublayer

synchronous to the MxxTCLK. MxxTXEN is asserted and deasserted by the reconciliation sublayer synchronous to the MxxTCLK rising

edge. MxxTXER is driven synchronous to the rising edge of MxxTCLK.

MxxTXD3–MxxTXD0

MxxTXEN

MxxTXER

(outputs)

MxxTCLK

(input)

Figure 14. 10-/100-Mbit/s Transmit Ports

TNETX3110 Datasheet(PDF) 54 Page - Texas Instruments

TNETX3110 Datasheet(HTML) 54 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

Datasheet Download

Link URL