Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

ST10F276E Datasheet(PDF) 209 Page - STMicroelectronics

Part # ST10F276E
Description  16-bit MCU with MAC unit 832 Kbyte Flash memory and 68 Kbyte RAM
PDF  235 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST10F276E Datasheet(HTML) 209 Page - STMicroelectronics

Back Button ST10F276E Datasheet HTML 205Page - STMicroelectronics ST10F276E Datasheet HTML 206Page - STMicroelectronics ST10F276E Datasheet HTML 207Page - STMicroelectronics ST10F276E Datasheet HTML 208Page - STMicroelectronics ST10F276E Datasheet HTML 209Page - STMicroelectronics ST10F276E Datasheet HTML 210Page - STMicroelectronics ST10F276E Datasheet HTML 211Page - STMicroelectronics ST10F276E Datasheet HTML 212Page - STMicroelectronics ST10F276E Datasheet HTML 213Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 209 / 235 page
background image
ST10F276E
Electrical characteristics
Doc ID 12303 Rev 3
209/235
Figures 57 to 60 present the different configurations of external memory cycle for a
multiplexed bus.
t22
CC Data valid to WR
10 + tC
-
2TCL - 15 + tC
-
ns
t23
CC Data hold after WR
4 + tF
2TCL - 8.5 + tF
ns
t25
CC
ALE rising edge after RD,
WR
15 + tF
2TCL - 10 + tF
ns
t27
CC
Address/Unlatched CS hold
after RD, WR
10 + tF
2TCL - 15 + tF
ns
t38
CC
ALE falling edge to Latched
CS
- 4 - tA
10 - tA
- 4 - tA
10 - tA
ns
t39
SR
Latched CS low to valid data
In
-
16.5 + tC+ 2tA
-
3TCL - 21 + tC + 2tA ns
t40
CC
Latched CS hold after RD,
WR
27 + tF
-
3TCL - 10.5 + tF
-
ns
t42
CC
ALE fall. edge to RdCS,
WrCS (with RW delay)
7 + tA
TCL - 5.5 + tA
ns
t43
CC
ALE fall. edge to RdCS,
WrCS (no RW delay)
- 5.5 + tA
- 5.5 + tA
ns
t44
CC
Address float after RdCS,
WrCS (with RW delay)(1)
-
1.5
-
1.5
ns
t45
CC
Address float after RdCS,
WrCS (no RW delay)
14
TCL + 1.5
ns
t46
SR
RdCS to valid data In
(with RW delay)
4 + tC
2TCL - 21 + tC
ns
t47
SR
RdCS to valid data In
(no RW delay)
16.5 + tC
3TCL - 21 + tC
ns
t48
CC
RdCS, WrCS low time
(with RW delay)
15.5 + tC
-
2TCL - 9.5 + tC
-
ns
t49
CC
RdCS, WrCS low time
(no RW delay)
28 + tC
3TCL - 9.5 + tC
ns
t50
CC Data valid to WrCS
10 + tC
2TCL - 15 + tC
ns
t51
SR Data hold after RdCS
00
ns
t52
SR Data float after RdCS(1)
-16.5 + tF
-
2TCL - 8.5 + tF
ns
t54
CC
Address hold after
RdCS, WrCS
6 + tF
-
2TCL - 19 + tF
-
ns
t56
CC Data hold after WrCS
ns
1.
Partially tested, guaranteed by design characterization.
Table 104. Multiplexed bus (continued)
Symbol
Parameter
fCPU = 40 MHz
TCL = 12.5ns
Variable CPU clock
1/2 TCL = 1 to 64 MHz
Min.
Max.
Min.
Max.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com