| Electronic Components Datasheet Search |
|
WM8973CLGEFL/V Datasheet(PDF) 29 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8973CLGEFL/V Datasheet(HTML) 29 Page - Wolfson Microelectronics plc |
|
29 / 63 page ![]() Production Data WM8973L w PD, Rev 4.5, December 2011 29 3D STEREO ENHANCEMENT The WM8973L has a digital 3D enhancement option to artificially increase the separation between the left and right channels. This effect can be used for recording or playback, but not for both simultaneously. Selection of 3D for record or playback is controlled by register bit MODE3D. Important: Switching the 3D filter from record to playback or from playback to record may only be done when ADC and DAC are disabled. The WM8973L control interface will only allow MODE3D to be changed when ADC and DAC are disabled (i.e. bits ADCL, ADCR, DACL and DACR in reg. 26 / 1Ah are all zero). The 3D enhancement function is activated by the 3DEN bit, and has two programmable parameters. The 3DDEPTH setting controls the degree of stereo expansion. Additionally, one of four filter characteristics can be selected for the 3D processing, using the 3DVC and 3DLC control bits. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R16 (10h) 3D enhance 7 MODE3D 0 Playback/Record 3D select 0 = 3D selected for Record 1 = 3D selected for Playback 6 3DUC 0 Upper Cut-off frequency 0 = High (2.2kHz at 48kHz sampling) 1 = Low (1.5kHz at 48kHz sampling) 5 3DLC 0 Lower Cut-off frequency 0 = Low (200Hz at 48kHz sampling) 1 = High (500Hz at 48kHz sampling) 4:1 3DDEPTH [3:0] 0000 Stereo depth 0000: 0% (minimum 3D effect) 0001: 6.67% .... 1110: 93.3% 1111: 100% (maximum 3D effect) 0 3DEN 0 3D function enable 1: enabled 0: disabled Table 15 3D Stereo Enhancement Function When 3D enhancement is enabled (and/or the graphic equaliser for playback) it may be necessary to attenuate the signal by 6dB to avoid limiting. This is a user selectable function, enabled by setting ADCDIV2 for the record path and DACDIV2 for the playback path. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R5 (05h) ADC and DAC control 8 ADCDIV2 0 ADC 6dB attenuate enable 0 = disabled (0dB) 1 = -6dB enabled 7 DACDIV2 0 DAC 6dB attenuate enable 0 = disabled (0dB) 1 = -6dB enabled Table 16 ADC and DAC 6dB Attenuation Select |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |