Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

WM8988 Datasheet(PDF) 39 Page - Wolfson Microelectronics plc

Part # WM8988
Description  Stereo CODEC for Portable Audio Applications
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8988 Datasheet(HTML) 39 Page - Wolfson Microelectronics plc

Back Button WM8988 Datasheet HTML 35Page - Wolfson Microelectronics plc WM8988 Datasheet HTML 36Page - Wolfson Microelectronics plc WM8988 Datasheet HTML 37Page - Wolfson Microelectronics plc WM8988 Datasheet HTML 38Page - Wolfson Microelectronics plc WM8988 Datasheet HTML 39Page - Wolfson Microelectronics plc WM8988 Datasheet HTML 40Page - Wolfson Microelectronics plc WM8988 Datasheet HTML 41Page - Wolfson Microelectronics plc WM8988 Datasheet HTML 42Page - Wolfson Microelectronics plc WM8988 Datasheet HTML 43Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 56 page
background image
Production Data
WM8988
w
PD, Rev 4.0, October 2008
39
CLOCKING AND SAMPLE RATES
The WM8988 supports a wide range of master clock frequencies on the MCLK pin, and can generate
many commonly used audio sample rates directly from the master clock. The ADC and DAC must
always run at the same sample rate.
There are two clocking modes:
•
‘Normal’ mode supports master clocks of 128fs, 192fs, 256fs, 384fs, and their multiples
(Note: fs refers to the ADC or DAC sample rate, whichever is faster)
•
USB mode supports 12MHz or 24MHz master clocks. This mode is intended for use in
systems with a USB interface, and eliminates the need for an external PLL to generate
another clock frequency for the audio codec.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
6
CLKDIV2
0
Master Clock Divide by 2
1 = MCLK is divided by 2
0 = MCLK is not divided
5:1
SR [4:0]
00000
Sample Rate Control
R8 (08h)
Clocking and
Sample Rate
Control
0
USB
0
Clocking Mode Select
1 = USB Mode
0 = ‘Normal’ Mode
Table 35 Clocking and Sample Rate Control
The clocking of the WM8988 is controlled using the CLKDIV2, USB, and SR control bits. Setting the
CLKDIV2 bit divides MCLK by two internally. The USB bit selects between ‘Normal’ and USB mode.
Each value of SR[4:0] selects one combination of MCLK division ratios and hence one combination
of sample rates (see next page). Since all sample rates are generated by dividing MCLK, their
accuracy depends on the accuracy of MCLK. If MCLK changes, the sample rates change
proportionately.
Note that some sample rates (e.g. 44.1kHz in USB mode) are approximated, i.e. they differ from their
target value by a very small amount. This is not audible, as the maximum deviation is only 0.27%
(8.0214kHz instead of 8kHz in USB mode). By comparison, a half-tone step corresponds to a 5.9%
change in pitch.
The SR[4:0] bits must be set to configure the appropriate ADC and DAC sample rates in both master
and slave mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com