Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

CY8C5867AXI-LP024 Datasheet(PDF) 85 Page - Cypress Semiconductor

Part # CY8C5867AXI-LP024
Description  Programmable System-on-Chip (PSoC짰)
PDF  122 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY8C5867AXI-LP024 Datasheet(HTML) 85 Page - Cypress Semiconductor

Back Button CY8C5867AXI-LP024 Datasheet HTML 81Page - Cypress Semiconductor CY8C5867AXI-LP024 Datasheet HTML 82Page - Cypress Semiconductor CY8C5867AXI-LP024 Datasheet HTML 83Page - Cypress Semiconductor CY8C5867AXI-LP024 Datasheet HTML 84Page - Cypress Semiconductor CY8C5867AXI-LP024 Datasheet HTML 85Page - Cypress Semiconductor CY8C5867AXI-LP024 Datasheet HTML 86Page - Cypress Semiconductor CY8C5867AXI-LP024 Datasheet HTML 87Page - Cypress Semiconductor CY8C5867AXI-LP024 Datasheet HTML 88Page - Cypress Semiconductor CY8C5867AXI-LP024 Datasheet HTML 89Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 85 / 122 page
background image
PRELIMINARY
PSoC® 5LP: CY8C58LP Family
Datasheet
Document Number: 001-84932 Rev. **
Page 85 of 122
11.5.4 SAR ADC
Figure 11-35. SAR ADC DNL vs Output Code,
Bypassed Internal Reference Mode
Figure 11-36. SAR ADC INL vs Output Code,
Bypassed Internal Reference Mode
Table 11-28. SAR ADC DC Specifications
Parameter
Description
Conditions
Min
Typ
Max
Units
Resolution
–
–
12
bits
Number of channels – single-ended
–
–
No of
GPIO
Number of channels – differential
Differential pair is formed using a
pair of neighboring GPIO.
––
No of
GPIO/2
Monotonicity[45]
Yes
–
–
Ge
Gain error[46]
External reference
–
–
±0.1
%
VOS
Input offset voltage
–
–
±2
mV
IDD
Current consumption[45]
––
1
mA
Input voltage range – single-ended[45]
VSSA
–VDDA
V
Input voltage range – differential[45]
VSSA
–VDDA
V
PSRR
Power supply rejection ratio[45]
70
–
–
dB
CMRR
Common mode rejection ratio
70
–
–
dB
INL
Integral non linearity[45]
VDDA 1.71 to 5.5 V, 1 Msps, VREF
1 to 5.5 V
––
+2/–1.5
LSB
VDDA 2.0 to 3.6 V, 1 Msps, VREF
2 to VDDA
––
±1.2
LSB
VDDA 1.71 to 5.5 V, 500 ksps,
VREF 1 to 5.5 V
––
±1.3
LSB
DNL
Differential non linearity[45]
VDDA 1.71 to 5.5 V, 1 Msps, VREF
1 to 5.5 V
––
+2/–1
LSB
VDDA 2.0 to 3.6 V, 1 Msps, VREF
2 to VDDA
No missing codes
–
–
1.7/–0.99
LSB
VDDA 1.71 to 5.5 V, 500 ksps,
VREF 1 to 5.5 V
No missing codes
–
–
+2/–0.99
LSB
RIN
Input resistance[45]
–180
–
kΩ
Notes
45. Based on device characterization (Not production tested).
46. For total analog system Idd < 5 mA, depending on package used. With higher total analog system currents it is recommended that the SAR ADC be used in differential
mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com