Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

ACT8600 Datasheet(PDF) 13 Page - Active-Semi, Inc

Part # ACT8600
Description  Advanced PMU for Ingenic JZ4760/60B/70 Processors
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ACTIVE-SEMI [Active-Semi, Inc]
Direct Link  http://www.active-semi.com
Logo ACTIVE-SEMI - Active-Semi, Inc

ACT8600 Datasheet(HTML) 13 Page - Active-Semi, Inc

Back Button ACT8600 Datasheet HTML 9Page - Active-Semi, Inc ACT8600 Datasheet HTML 10Page - Active-Semi, Inc ACT8600 Datasheet HTML 11Page - Active-Semi, Inc ACT8600 Datasheet HTML 12Page - Active-Semi, Inc ACT8600 Datasheet HTML 13Page - Active-Semi, Inc ACT8600 Datasheet HTML 14Page - Active-Semi, Inc ACT8600 Datasheet HTML 15Page - Active-Semi, Inc ACT8600 Datasheet HTML 16Page - Active-Semi, Inc ACT8600 Datasheet HTML 17Page - Active-Semi, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 50 page
background image
ACT8600
Rev 3, 15-Nov-12
Copyright © 2012 Active-Semi, Inc.
Innovative Power
TM
ActivePMU
TM and ActivePathTM are trademarks of Active-Semi.
I
2CTM is a trademark of NXP.
- 13 -
www.active-semi.com
REGISTER AND BIT DESCRIPTIONS CONT’D
OUTPUT
ADDRESS
BIT
NAME
ACCESS
DESCRIPTION
REG7
0x70
[7:6]
-
R
Reserved.
REG7
0x70
[5:0]
VSET
R/W
Output Voltage Selection. See the Output Voltage
Programming
section for more information.
REG7
0x71
[7]
ON
R/W
Regulator Enable Bit. Set bit to 1 to enable the regulator,
clear bit to 0 to disable the regulator.
REG7
0x71
[6:3]
-
R
Reserved.
REG7
0x71
[2]
DIS
R/W
Output Discharge Control. When activated, LDO output is
discharged to GA through 1.5kΩ resistor when in shutdown.
Set bit to 1 to enable output voltage discharge in shutdown,
clear bit to 0 to disable this function.
REG7
0x71
[1]
nFLTMSK
R/W
Regulator Fault Mask Control. Set bit to 1 enable fault-
interrupts, clear bit to 0 to disable fault-interrupts.
REG7
0x71
[0]
OK
R
Regulator Power-OK Status. Value is 1 when output voltage
exceeds the power-OK threshold, value is 0 otherwise.
REG8
0x80
[7:6]
-
R
Reserved.
REG8
0x80
[5:0]
VSET
R/W
Output Voltage Selection. See the Output Voltage
Programming
section for more information.
REG8
0x81
[7]
ON
R/W
Regulator Enable Bit. Set bit to 1 to enable the regulator,
clear bit to 0 to disable the regulator.
REG8
0x81
[6:3]
-
R
Reserved.
REG8
0x81
[2]
DIS
R/W
Output Discharge Control. When activated, LDO output is
discharged to GA through 1.5kΩ resistor when in shutdown.
Set bit to 1 to enable output voltage discharge in shutdown,
clear bit to 0 to disable this function.
REG8
0x81
[1]
nFLTMSK
R/W
Regulator Fault Mask Control. Set bit to 1 enable fault-
interrupts, clear bit to 0 to disable fault-interrupts.
REG8
0x81
[0]
OK
R
Regulator Power-OK Status. Value is 1 when output voltage
exceeds the power-OK threshold, value is 0 otherwise.
REG910
0x91
[7]
ON9
R/W
REG9 Enable Bit. Set bit to 1 to enable the regulator, clear bit
to 0 to disable the regulator.
REG910
0x91
[6]
ON10
R/W
REG10 Enable Bit. Set bit to 1 to enable the regulator, clear
bit to 0 to disable the regulator.
REG910
0x91
[5:0]
-
R
Reserved.
APCH
0xA1
[7]
SUSCHG
R/W
Charge Suspend Control Input. Set bit to 1 to suspend
charging, clear bit to 0 to allow charging to resume.
APCH
0xA1
[5:4]
TOTTIMO
R/W
Total Charge Time-out Selection. See the Charge Safety
Timers
section for more information.
APCH
0xA1
[3:2]
PRETIMO
R/W
Precondition Charge Time-out Selection. See the Charge
Safety Timers
section for more information.
APCH
0xA1
[1]
CHGLEV
R/W
Charge Current Selection Input. See Charge Current
Programming
Section.
APCH
0xA1
[6]
-
R
Reserved.
APCH
0xA1
[0]
OVPSET
R/W
Input Over-Voltage Protection Threshold Selection. See the
Input Over-Voltage Protection
section for more information.
APCH
0xA8
[7]
TIMRSTAT1
R/W
Charge Time-out Interrupt Status. Set this bit with
TIMRPRE[ ] and/or TIMRTOT[ ] to 1 to generate an interrupt
when charge safety timers expire, read this bit to get charge
time-out interrupt status. See the Charge Safety Timers
section for more information.
: Valid only when CHGIN UVLO Threshold<VCHGIN<CHGIN OVP Threshold.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com