WM9090ECSSLASHR datasheet(23/81 Pages) WOLFSON

23 / 81 page

Production Data

WM9090

PD, November 2010, Rev 4.1

HEADPHONE MIXER CONTROL

The Headphone Mixer configuration registers are described in Table 8 for the Left Channel

(MIXOUTL) and Table 9 for the Right Channel (MIXOUTR). A subset of the available input PGAs

IN1A, IN1B, IN2A and IN2B is selectable as an input to each of the Headphone Mixers, as illustrated

in Figure 3.

Care should be taken when enabling more than one path to a Headphone Mixer in order to avoid

clipping. The gain of each input path is adjustable using a selectable volume control in each path to

facilitate this.

The Headphone Mixer outputs can be muted or enabled using the MIXOUTL_MUTE and

MIXOUTR_MUTE register bits. The Headphone Mixer volume is also controlled by the Headphone

Output PGAs, as defined in Table 10.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

R45 (2Dh)

Output Mixer1

IN1A_TO_MIXOUTL

IN1A to MIXOUTL enable

0 = Disabled

1 = Enabled

IN2A_TO_MIXOUTL

IN2A to MIXOUTL enable

0 = Disabled

1 = Enabled

R47 (2Fh)

Output Mixer3

MIXOUTL_MUTE

MIXOUTL Output mute

0 = Un-Mute

1 = Mute

7:6

IN1A_MIXOUTL_VOL

[1:0]

IN1A to MIXOUTL volume control

00 = 0dB

01 = -6dB

10 = -9dB

11 = -12dB

3:2

IN2A_MIXOUTL_VOL

[1:0]

IN2A to MIXOUTL volume control

00 = 0dB

01 = -6dB

10 = -9dB

11 = -12dB

Table 8 Left Output Mixer (MIXOUTL) Control

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

R46 (2Eh)

Output Mixer2

IN1A_TO_MIXOUTR

IN1A to MIXOUTR enable

0 = Disabled

1 = Enabled

IN1B_TO_MIXOUTR

IN1B to MIXOUTR enable

0 = Disabled

1 = Enabled

IN2A_TO_MIXOUTR

IN2A to MIXOUTR enable

0 = Disabled

1 = Enabled

IN2B_TO_MIXOUTR

IN2B to MIXOUTR enable

0 = Disabled

1 = Enabled

R48 (30h)

Output Mixer4

MIXOUTR_MUTE

MIXOUTR Output mute

0 = Un-Mute

1 = Mute

WM9090ECS/R Datasheet(PDF) 23 Page - Wolfson Microelectronics plc

WM9090ECS/R Datasheet(HTML) 23 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

Datasheet Download

Link URL