 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
JS28F128J3C120 Datasheet(PDF) 21 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
JS28F128J3C120 Datasheet(HTML) 21 Page - Intel Corporation |
|
|
21 / 72 page  28F256J3, 28F128J3, 28F640J3, 28F320J3 Datasheet 21 VPENH VPEN during Block Erase, Program, or Lock-Bit Operations 2.7 3.6 V 3,4 VLKO VCC Lockout Voltage 2.0 V 5 NOTES: 1. Includes STS. 2. Sampled, not 100% tested. 3. Block erases, programming, and lock-bit configurations are inhibited when VPEN ≤ VPENLK, and not guaranteed in the range between VPENLK (max) and VPENH (min), and above VPENH (max). 4. Typically, VPEN is connected to VCC (2.7 V–3.6 V). 5. Block erases, programming, and lock-bit configurations are inhibited when VCC < VLKO, and not guaranteed in the range between VLKO (min) and VCC (min), and above VCC (max). 6. Includes all operational modes of the device including standby and power-up sequences. 7. VCC operating condition for standby has to meet typical operationg coditons. Table 7. DC Voltage Characteristics Symbol Parameter Min Max Unit Test Conditions Notes |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
