| Electronic Components Datasheet Search |
|
PIC12F1501 Datasheet(PDF) 331 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
PIC12F1501 Datasheet(HTML) 331 Page - Microchip Technology |
|
331 / 422 page ![]() 2011-2013 Microchip Technology Inc. DS40001609B-page 331 PIC16(L)F1508/9 TABLE 29-4: I/O PORTS Standard Operating Conditions (unless otherwise stated) Param. No. Sym. Characteristic Min. Typ† Max. Units Conditions VIL Input Low Voltage I/O PORT: D030 with TTL buffer — — 0.8 V 4.5V VDD 5.5V D030A — — 0.15 VDD V1.8V VDD 4.5V D031 with Schmitt Trigger buffer — — 0.2 VDD V2.0V VDD 5.5V with I2C™ levels — — 0.3 VDD V with SMbus levels — — 0.8 V 2.7V VDD 5.5V D032 MCLR, OSC1 (EXTRC mode) — — 0.2 VDD V (Note 1) D033 OSC1 (HS mode) — — 0.3 VDD V VIH Input High Voltage I/O PORT: D040 with TTL buffer 2.0 — — V 4.5V VDD 5.5V D040A 0.25 VDD + 0.8 —— V 1.8V VDD 4.5V D041 with Schmitt Trigger buffer 0.8 VDD —— V 2.0V VDD 5.5V with I2C™ levels 0.7 VDD —— V with SMbus levels 2.1 — — V 2.7V VDD 5.5V D042 MCLR 0.8 VDD —— V D043A OSC1 (HS mode) 0.7 VDD —— V D043B OSC1 (EXTRC mode) 0.9 VDD —— V VDD 2.0V (Note 1) IIL Input Leakage Current(2) D060 I/O Ports — ± 5 ± 125 nA VSS VPIN VDD, Pin at high-impedance, 85°C — ± 5 ± 1000 nA VSS VPIN VDD, Pin at high-impedance, 125°C D061 MCLR(3) —± 50 ± 200 nA VSS VPIN VDD, Pin at high-impedance, 85°C IPUR Weak Pull-up Current D070* 25 100 200 AVDD = 3.3V, VPIN = VSS 25 140 300 AVDD = 5.0V, VPIN = VSS VOL Output Low Voltage(4) D080 I/O Ports —— 0.6 V IOL = 8 mA, VDD = 5V IOL = 6 mA, VDD = 3.3V IOL = 1.8 mA, VDD = 1.8V VOH Output High Voltage(4) D090 I/O Ports VDD - 0.7 — — V IOH = 3.5 mA, VDD = 5V IOH = 3 mA, VDD = 3.3V IOH = 1 mA, VDD = 1.8V D101* COSC2 Capacitive Loading Specifications on Output Pins OSC2 pin — — 15 pF In XT, HS, LP modes when external clock is used to drive OSC1 D101A* CIO All I/O pins — — 50 pF * These parameters are characterized but not tested. † Data in “Typ” column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested. Note 1: In EXTRC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in EXTRC mode. 2: Negative current is defined as current sourced by the pin. 3: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages. 4: Excluding OSC2 in CLKOUT mode. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |