STM32F101RBT6 datasheet(61/89 Pages) STMICROELECTRONICS

61 / 89 page

STM32F101x8, STM32F101xB

Electrical characteristics

Doc ID 13586 Rev 15

61/89

5.3.15

TIM timer characteristics

The parameters given in Table 38 are guaranteed by design.

Refer to Section 5.3.12: I/O current injection characteristics for details on the input/output

alternate function characteristics (output compare, input capture, external clock, PWM

output).

5.3.16

Communications interfaces

I2C interface characteristics

The STM32F101xx medium-density access line I2C interface meets the requirements of the

standard I2C communication protocol with the following restrictions: the I/O pins SDA and

SCL are mapped to are not “true” open-drain. When configured as open-drain, the PMOS

connected between the I/O pin and VDD is disabled, but is still present.

The I2C characteristics are described in Table 39. Refer also to Section 5.3.12: I/O current

injection characteristics for more details on the input/output alternate function characteristics

(SDA and SCL).

Table 38.

TIMx(1) characteristics

TIMx is used as a general term to refer to the TIM1, TIM2, TIM3 and TIM4 timers.

Symbol

Parameter

Conditions

Min

Max

Unit

tres(TIM)

Timer resolution time

tTIMxCLK

fTIMxCLK = 36 MHz

27.8

fEXT

Timer external clock

frequency on CH1 to CH4

fTIMxCLK/2

MHz

fTIMxCLK = 36 MHz

018

MHz

ResTIM

Timer resolution

bit

tCOUNTER

16-bit counter clock period

when internal clock is

selected

65536

tTIMxCLK

fTIMxCLK = 36 MHz 0.0278

1820

µs

tMAX_COUNT Maximum possible count

65536 × 65536

tTIMxCLK

fTIMxCLK = 36 MHz

119.2

STM32F101RBT6 Datasheet(PDF) 61 Page - STMicroelectronics

STM32F101RBT6 Datasheet(HTML) 61 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89

Datasheet Download

Link URL