Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

ADC0834CCWM/NOPB Datasheet(PDF) 6 Page - Texas Instruments

Click here to check the latest version.
Part # ADC0834CCWM/NOPB
Description  8-Bit Serial I/O A/D Converters with Multiplexer Options
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

ADC0834CCWM/NOPB Datasheet(HTML) 6 Page - Texas Instruments

Back Button ADC0834CCWM/NOPB Datasheet HTML 2Page - Texas Instruments ADC0834CCWM/NOPB Datasheet HTML 3Page - Texas Instruments ADC0834CCWM/NOPB Datasheet HTML 4Page - Texas Instruments ADC0834CCWM/NOPB Datasheet HTML 5Page - Texas Instruments ADC0834CCWM/NOPB Datasheet HTML 6Page - Texas Instruments ADC0834CCWM/NOPB Datasheet HTML 7Page - Texas Instruments ADC0834CCWM/NOPB Datasheet HTML 8Page - Texas Instruments ADC0834CCWM/NOPB Datasheet HTML 9Page - Texas Instruments ADC0834CCWM/NOPB Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 40 page
background image
ADC0831-N, ADC0832-N, ADC0834-N, ADC0838-N
SNAS531B – AUGUST 1999 – REVISED MARCH 2013
www.ti.com
AC Characteristics
The following specifications apply for VCC = 5V, tr = tf = 20 ns and 25°C unless otherwise specified.
Tested
Design
Limit
Parameter
Conditions
Typ(1)
Limit(2)
Limit(3)
Units
Min
10
kHz
fCLK, Clock Frequency
Max
400
kHz
tC, Conversion Time
Not including MUX Addressing Time
8
1/fCLK
Min
40
%
Clock Duty Cycle(4)
Max
60
%
tSET-UP, CS Falling Edge or Data Input Valid
250
ns
to CLK Rising Edge
tHOLD, Data Input Valid after CLK Rising
90
ns
Edge
CL=100 pF
tpd1, tpd0—CLK Falling Edge to Output Data
Data MSB First
650
1500
ns
Valid(5)
Data LSB First
250
600
ns
CL=10 pF, RL=10k (See TRI-STATE
125
250
ns
t1H, t0H,—Rising Edge of CS to Data Output
Test Circuits and Waveforms)
and SARS Hi–Z
CL=100 pf, RL=2k
500
ns
CIN, Capacitance of Logic Input
5
pF
COUT, Capacitance of Logic Outputs
5
pF
(1)
Typicals are at 25°C and represent most likely parametric norm.
(2)
Tested limits are ensured to TI's AOQL (Average Outgoing Quality Level).
(3)
Ensured but not 100% production tested. These limits are not used to calculate outgoing quality levels.
(4)
A 40% to 60% clock duty cycle range insures proper operation at all clock frequencies. In the case that an available clock has a duty
cycle outside of these limits, the minimum, time the clock is high or the minimum time the clock is low must be at least 1
μs. The
maximum time the clock can be high is 60
μs. The clock can be stopped when low so long as the analog input voltage remains stable.
(5)
Since data, MSB first, is the output of the comparator used in the successive approximation loop, an additional delay is built in (see
ADC0838-N Functional Block Diagram) to allow for comparator response time.
6
Submit Documentation Feedback
Copyright © 1999–2013, Texas Instruments Incorporated
Product Folder Links: ADC0831-N ADC0832-N ADC0834-N ADC0838-N



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com