Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

ADXL362BCCZ-R2 Datasheet(PDF) 31 Page - Analog Devices

Part # ADXL362BCCZ-R2
Description  Micropower, 3-Axis, 2g/4g/8g Digital Output MEMS Accelerometer
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADXL362BCCZ-R2 Datasheet(HTML) 31 Page - Analog Devices

Back Button ADXL362BCCZ-R2 Datasheet HTML 27Page - Analog Devices ADXL362BCCZ-R2 Datasheet HTML 28Page - Analog Devices ADXL362BCCZ-R2 Datasheet HTML 29Page - Analog Devices ADXL362BCCZ-R2 Datasheet HTML 30Page - Analog Devices ADXL362BCCZ-R2 Datasheet HTML 31Page - Analog Devices ADXL362BCCZ-R2 Datasheet HTML 32Page - Analog Devices ADXL362BCCZ-R2 Datasheet HTML 33Page - Analog Devices ADXL362BCCZ-R2 Datasheet HTML 34Page - Analog Devices ADXL362BCCZ-R2 Datasheet HTML 35Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 44 page
background image
Data Sheet
ADXL362
Rev. B | Page 31 of 44
FIFO SAMPLES REGISTER
Address: 0x29, Reset: 0x80, Name: FIFO_SAMPLES
The value in this register specifies the number of samples to
store in the FIFO. The AH bit in the FIFO_CONTROL register
(Address 0x28) is used as the MSB of this value. The full range
of FIFO samples is 0 to 511.
The default value of this register is 0x80 to avoid triggering the
FIFO watermark interrupt (see the FIFO Watermark section for
more information).
The following bit map is duplicated from the FIFO Control
Register section to indicate the AH bit.
INT1/INT2 FUNCTION MAP REGISTERS
The INT1 and INT2 registers configure the INT1/INT2
interrupt pins, respectively. Bits[B6:B0] select which function(s)
generate an interrupt on the pin. If its corresponding bit is set to
1, the function generates an interrupt on the INT pin. Bit B7
configures whether the pin operates in active high (B7 low) or
active low (B7 high) mode.
Any number of functions can be selected simultaneously for
each pin. If multiple functions are selected, their conditions are
OR'ed together to determine the INT pin state. The status of
each individual function can be determined by reading the
STATUS register. If no interrupts are mapped to an INT pin, the
pin remains in a high impedance state, held to a valid logic state
by a bus keeper.
Address: 0x2A, Reset: 0x00, Name: INTMAP1
Table 15. Bit Descriptions for INTMAP1
Bits
Bit Name
Settings
Description
Reset
Access
7
INT_LOW
1 = INT1 pin is active low.
0x0
RW
6
AWAKE
1 = maps the awake status to INT1 pin.
0x0
RW
5
INACT
1 = maps the inactivity status to INT1 pin.
0x0
RW
4
ACT
1 = maps the activity status to INT1 pin.
0x0
RW
3
FIFO_OVERRUN
1 = maps the FIFO overrun status to INT1 pin.
0x0
RW
2
FIFO_WATERMARK
1 = maps the FIFO watermark status to INT1 pin.
0x0
RW
1
FIFO_READY
1 = maps the FIFO ready status to INT1 pin.
0x0
RW
0
DATA_READY
1 = maps the data ready status to INT1 pin.
0x0
RW



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com