PIC16F1825T-ESS datasheet(119/448 Pages) MICROCHIP

119 / 448 page

 2010-2012 Microchip Technology Inc.

DS41440C-page 119

PIC16(L)F1825/1829

12.0 I/O PORTS

Depending on the device selected and peripherals

enabled, there are up to two ports available. In general,

when a peripheral is enabled on a port pin, that pin

cannot be used as a general purpose output. However,

the pin can still be read.

Each port has three standard registers for its operation.

These registers are:

• TRISx registers (data direction)

• PORTx registers (reads the levels on the pins of

the device)

• LATx registers (output latch)

Some ports may have one or more of the following

additional registers. These registers are:

• ANSELx (analog select)

• WPUx (weak pull-up)

• INLVLx (input level control)

The Data Latch (LATx registers) is useful for

read-modify-write operations on the value that the I/O

pins are driving.

A write operation to the LATx register has the same

effect as a write to the corresponding PORTx register.

A read of the LATx register reads of the values held in

the I/O PORT latches, while a read of the PORTx

Ports that support analog inputs have an associated

ANSELx register. When an ANSEL bit is set, the digital

input buffer associated with that bit is disabled.

Disabling the input buffer prevents analog signal levels

on the pin between a logic high and low from causing

excessive current in the logic input circuitry. A

simplified model of a generic I/O port, without the

interfaces to other peripherals, is shown in Figure 12-1.

FIGURE 12-1:

GENERIC I/O PORT

OPERATION

EXAMPLE 12-1:

INITIALIZING PORTA

TABLE 12-1:

PORT AVAILABILITY PER

DEVICE

Device

PIC16(L)F1825

●●

PIC16(L)F1829

●●●

Write LATx

Data Register

I/O pin

Read PORTx

Write PORTx

TRISx

Read LATx

Data Bus

To peripherals

ANSELx

VDD

VSS

; This code example illustrates

; initializing the PORTA register. The

; other ports are initialized in the same

; manner.

BANKSEL PORTA

;

CLRF

PORTA

;Init PORTA

BANKSEL LATA

;Data Latch

CLRF

LATA

;

BANKSEL ANSELA

;

CLRF

ANSELA

;digital I/O

BANKSEL TRISA

;

MOVLW

B'00111000' ;Set RA<5:3> as inputs

MOVWF

TRISA

;and set RA<2:0> as

;outputs

PIC16F1825T-ESS Datasheet(PDF) 119 Page - Microchip Technology

PIC16F1825T-ESS Datasheet(HTML) 119 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL